ELF@@ vdda-phyufs_qcom_phy_generic_probeufs_qcom_phy_power_onphy_memdisableufs_qcom_phy_start_serdes%s: start_serdes() callback is not supported %s: enable failed, err=%d failed to get %s err %d%s enable vdda_pll failed, err=%d %s: rx_iface_clk enable failed %d. disabling also tx_iface_clk vddp-ref-clk%s-supply%s: %s is mandatory ufs_qcom_phy_is_pcs_readyref_aux_clkufs_qcom_phy_calibrate%s: ufs_qcom_phy_cfg_vreg() failed, err=%d ufs_qcom_phy_init_vreg%s: ref_clk_src enable failed %d ref_clk_parent%s enable rpmh resource failed, err=%d ufs_qcom_phy_enable_iface_clk%s enable phy ref clock failed, err=%d %s: %s disable failed, err=%d %s: configure_lpm(%s) failed %d %s enable vddp_ref_clk failed, err=%d %s: is_physical_coding_sublayer_ready() callback is not supported %s: failed to read %s %s: calibrate_phy() failed %d %s enable phy iface clock failed, err=%d %s-max-microamp%s: failed to register phy %d %s: failed to create phy %d %s: calibrate_phy() callback is not supported %s: tbl_A is NULLufs_qcom_phy_enable_ref_clk%s: phy base init failed %d ufs_qcom_phy_configure_lpmdrivers/phy/qualcomm/phy-qcom-ufs.c%s: tx_iface_clk enable failed %d %s: ref_clk enable failed %d tx_iface_clklanes-per-direction%s: %s set optimum mode(uA_load=%d) failed, err=%d qcom,rpmh-resource-name4------------[ cut here ]------------ ufs_qcom_phy_init_vregulators%s: tbl_B is NULL3%s: ref_aux_clk enable failed %d %s: %s set voltage failed, err=%d %s: Invalid rpmh resource address failed to get %s, %d %s-always-onenableufs_qcom_phy_base_initvdda-pllref_clkufs_qcom_phy_enable_vregqcom,msm8996-ufs-phy-qmp-14nmrx_iface_clk%s: Command DB not ready, err: %d %s enable vdda_phy failed, err=%d %s: %s set optimum mode(uA_load=0) failed, err=%d ref_clk_src%s: ioremap for phy_mem resource failed %d ufs_qcom_phy_disable_vregufs_qcom_phy_cfg_vregufs_qcom_phy_calibrate_phy%s: ref_clk_parent enable failed %d {WO_q T*6" Th@_@R   @ 4??OBWA{è_{@@@?*{_@!B`A{_{@@ @H?*{_@9yy_{_WO@@RD9h4*@ @h4RC9?qT #AR#R4R4*!dR9"`TB94@!R@?ֶ`TB94@94A94Z@`TC9 4*(RR9"R4*!8"R4*!B"@*5@4* @!B*!B*@ @9h 4@9PJ@4*!B*!B*C:@4*!B*!B*-"R 4*!b(R9(R9@95@*54* @!B*!B* _)@?aT*OEWD_C{B_ָ&@*54* @!B*b@*5 4*@ @!Z@ 4*!B*!B*@*@*54* @!B*(R9 .@*54* @!B**@&@"@(R9(R9Z@{_WO3T@*!qkTw6@*@`4*!B* w6@**7**OCWB_A{Ĩ_*!B**!{OA9H4,@t*@t&@t"@9OA{¨_{O(p@94v@9@(4*6@*!@4@*!B*r9OA{¨_{O@@hRD94h@*@?hZ@` @at@h@9h4t@9` @a` @a"h@4iRC9i4` @ (#AR#R@5R9R9 _)@?TOC{B*_@_{@@ @?{_@!B`A{_{ @aB5` @a"B4 @{¨_` @aB`f@``4*` @!BR{_WO@lBB#RnB#* ?#T!*\nBB#RnBB##R| Z1T65@5@qkT!B#;9B#RnB#v9! 4!4!*5HHH*h*!B#*҈*B _)@?T*OFWE_D{C_{ O@!mB5` @!@HT`` @!@HT`u @!@IT!B*t5t"` @!@HT`&` @!@HT`*` @!@iT**`.*OB @{è_{ _WOB@R@?CT!B*4!B*Bc?T!B?T!B*ODWC_B @{Ũ_vBb!#R9R@6vB"!f@h 4*!B {!R{_{ WO@@TA96*kT R  Ո@`4??ir RyJ *i5R@@R  ՗`4??՟>s6R9OCWB @{Ĩ_{ @_qן)ySE!F|@RR **{_{*{_{@@@H?{_{@@@h!?*{_{ O@@@*!?*4 @ )r#!B***OB @{è_{O@@@!B?*4 @!B* @!BsA*OA{¨_{ _WO!**_qT*99# Th@)_@R   (@ 4??V6qT*" Th@_@R   @ 4???* ` @!` @!BRODWC_B @{Ũ_@_{O@@9h4t@9OA{¨_d ߈author=Yaniv Gardi author=Vivek Gautam description=Universal Flash Storage (UFS) QCOM PHYlicense=GPL v2softdep=pre: watchdog_v2softdep=pre: early_randomintree=Yname=phy_qcom_ufsvermagic=4.19.191-gc2161d44afae-ab7624114 SMP preempt mod_unload modversions aarch64depends=qcom_rpmh,cmd-dbget_ufs_qcom_phyufs_qcom_phy_calibrateufs_qcom_phy_calibrate_phyufs_qcom_phy_configure_lpmufs_qcom_phy_ctrl_rx_linecfgufs_qcom_phy_dbg_register_dumpufs_qcom_phy_disable_dev_ref_clkufs_qcom_phy_dump_regsufs_qcom_phy_enable_dev_ref_clkufs_qcom_phy_generic_probeufs_qcom_phy_init_clksufs_qcom_phy_init_vregulatorsufs_qcom_phy_is_pcs_readyufs_qcom_phy_nameufs_qcom_phy_power_offufs_qcom_phy_power_onufs_qcom_phy_save_controller_versionufs_qcom_phy_set_tx_lane_enableufs_qcom_phy_start_serdesufs_qcom_phy_write_tbliymodule_layoutg__stack_chk_guard__stack_chk_failCPuregulator_disableUclk_enableqs|clk_prepare5_regulator_set_load2Lregulator_set_voltage2|printkregulator_enablerpmh_write_async wclk_unprepareclk_disable__const_udelayof_find_propertyZ%strcmpregulator_count_voltageszZdevm_regulator_getE]of_parse_phandle1(snprintfSh`>devm_clk_get^>of_property_read_variable_u32_arrayxdevm_ioremap_resourceˣ9platform_get_resource_bynamegY|print_hex_dumpcmd_db_read_addr of_device_is_compatible@pm_runtime_no_callbacksvRcmd_db_readyof_property_read_stringdevm_phy_createoof_phy_simple_xlate"9s__devm_of_phy_provider_registercF_dev_errduncached_logkLinuxphy_qcom_ufsGNU/~6  84 0$,(HdJdJ$(| 4<DTdt|  K$K$EE $$$0<DLPETE`dh$lp$|-- S$S$$0<@H|  $(E,E8<@$DH$T\|x     (8@LT|TT@DTHLT`h0l0p0<DLXs`sd:h:p|    0 < l |     T  T  4 4  ( 0 4  L (T (X  d |  X  X    5 5   $ ( 8 H }L }\ x   ?  ?         4 4    ( (, (4 l p x |      ^ ^    , |0 |4 H L T d h l p |     = =  n n :$:8DX\`dt|& &     8<P`hlx  HXBBCC4j 4$j,8<j@DjH(dhtvxv|zztP ((08^@HPX`hpx $BnC{ (08\@HAndroid (7284624, based on r416183b) clang version 12.0.5 (https://android.googlesource.com/toolchain/llvm-project c935d99d7cf2016289302412d708641d52d2f7ee)YZ[]_`cdefghijklmnopqrstuvwxyz{|}~\^ab   0 K   $ ,y (    s  ^Q    o 3    a  0 ~ @   Pi `- p  F 0  x    c @' d  +  8] !  4 E    t |  { ? m    u 9   ,g X  `  V ^  +1  +2  ]3L     b      U)(HC^{N! 0 $Br \^nm%A  "D m0y@ P `Qp 0k F@j B#    |  H       Z `D{N    h2r[     ; TP Lu  ( ,,     H t w X L $=  ?8 r;c # Q    > 1    @+Y36^Im} $sFn'O h, BU@r.BĂ_yAyFZ 4τ&4roA>V'~E.* , .rela___ksymtab_gpl+get_ufs_qcom_phy.note.Linux.text.comment.altinstr_replacement.init.plt.rela.altinstructions__versions__ksymtab_strings.modinfo.rela___ksymtab+ufs_qcom_phy_configure_lpm__ksymtab_gpl__kcrctab_gpl.rela.text.ufs_qcom_phy_write_tbl.rela___kcrctab+ufs_qcom_phy_write_tbl.note.GNU-stack.llvm_addrsig.rela___kcrctab_gpl+ufs_qcom_phy_calibrate.text.ftrace_trampoline.gnu.linkonce.this_module.rela__bug_table.note.gnu.build-id.shstrtab.strtab__ksymtab.symtab__kcrctab.rodataof_find_property__crc_get_ufs_qcom_phy__kstrtab_get_ufs_qcom_phy__ksymtab_get_ufs_qcom_phy__crc_ufs_qcom_phy_calibrate_phy__kstrtab_ufs_qcom_phy_calibrate_phy__ksymtab_ufs_qcom_phy_calibrate_phy__crc_ufs_qcom_phy_is_pcs_ready__kstrtab_ufs_qcom_phy_is_pcs_ready__ksymtab_ufs_qcom_phy_is_pcs_readycmd_db_readyof_property_read_variable_u32_array__const_udelaydevm_regulator_getdevm_clk_get__crc_ufs_qcom_phy_init_vregulators__kstrtab_ufs_qcom_phy_init_vregulators__ksymtab_ufs_qcom_phy_init_vregulators____versions__crc_ufs_qcom_phy_init_clks__kstrtab_ufs_qcom_phy_init_clks__ksymtab_ufs_qcom_phy_init_clkspm_runtime_no_callbacks__crc_ufs_qcom_phy_dump_regs__kstrtab_ufs_qcom_phy_dump_regs__ksymtab_ufs_qcom_phy_dump_regsregulator_count_voltages__crc_ufs_qcom_phy_start_serdes__kstrtab_ufs_qcom_phy_start_serdes__ksymtab_ufs_qcom_phy_start_serdes__module_depends_dev_err__devm_of_phy_provider_registercmd_db_read_addrprint_hex_dump__crc_ufs_qcom_phy_dbg_register_dump__kstrtab_ufs_qcom_phy_dbg_register_dump__ksymtab_ufs_qcom_phy_dbg_register_dumpstrcmp__crc_ufs_qcom_phy_save_controller_version__kstrtab_ufs_qcom_phy_save_controller_version__ksymtab_ufs_qcom_phy_save_controller_version__crc_ufs_qcom_phy_power_on__kstrtab_ufs_qcom_phy_power_on__ksymtab_ufs_qcom_phy_power_on__crc_ufs_qcom_phy_configure_lpm__kstrtab_ufs_qcom_phy_configure_lpm__ksymtab_ufs_qcom_phy_configure_lpmufs_qcom_phy_dev_ref_clk_ctrl__stack_chk_fail__crc_ufs_qcom_phy_write_tbl__kstrtab_ufs_qcom_phy_write_tbl__ksymtab_ufs_qcom_phy_write_tblprintk__crc_ufs_qcom_phy_disable_dev_ref_clk__kstrtab_ufs_qcom_phy_disable_dev_ref_clk__ksymtab_ufs_qcom_phy_disable_dev_ref_clk__crc_ufs_qcom_phy_enable_dev_ref_clk__kstrtab_ufs_qcom_phy_enable_dev_ref_clk__ksymtab_ufs_qcom_phy_enable_dev_ref_clkufs_qcom_phy_disable_ref_clkufs_qcom_phy_disable_iface_clkuncached_logkof_property_read_string__crc_ufs_qcom_phy_ctrl_rx_linecfg__kstrtab_ufs_qcom_phy_ctrl_rx_linecfg__ksymtab_ufs_qcom_phy_ctrl_rx_linecfgufs_qcom_phy_init_vregufs_qcom_phy_cfg_vregufs_qcom_phy_disable_vregsnprintf__crc_ufs_qcom_phy_power_off__kstrtab_ufs_qcom_phy_power_off__ksymtab_ufs_qcom_phy_power_off__crc_ufs_qcom_phy_calibrate__kstrtab_ufs_qcom_phy_calibrate__ksymtab_ufs_qcom_phy_calibrateof_phy_simple_xlatedevm_phy_createclk_unprepareclk_prepareplatform_get_resource_byname__crc_ufs_qcom_phy_name__kstrtab_ufs_qcom_phy_name__ksymtab_ufs_qcom_phy_name__this_moduleof_parse_phandleof_device_is_compatibleregulator_disableclk_disableregulator_enableclk_enable__crc_ufs_qcom_phy_set_tx_lane_enable__kstrtab_ufs_qcom_phy_set_tx_lane_enable__ksymtab_ufs_qcom_phy_set_tx_lane_enableregulator_set_voltagedevm_ioremap_resource__crc_ufs_qcom_phy_generic_probe__kstrtab_ufs_qcom_phy_generic_probe__ksymtab_ufs_qcom_phy_generic_probe__stack_chk_guardregulator_set_loadrpmh_write_async__UNIQUE_ID_softdep69$d.69$d.59$x.49$x.39$x.29$d.19$d.9__UNIQUE_ID_license68$d.68$d.58$x.48$x.38$x.28$d.18$d.8__UNIQUE_ID_description67$d.67$d.57$x.47$x.37$d.27$d.17$d.7_note_6$d.76__UNIQUE_ID_author66$d.66__UNIQUE_ID_intree56$d.56$x.46$x.36$d.26$d.16$d.6$d.75__UNIQUE_ID_author65$d.65__UNIQUE_ID_name55$d.55$x.45$x.35$x.25$d.15$d.5$d.74$d.64__UNIQUE_ID_vermagic54$d.54$x.44$x.34$x.24$d.14$d.4$d.83$d.73$d.63$d.53$x.43$x.33$x.23$d.13$d.3.Ltmp2$d.82$d.72$d.62$d.52$x.42$x.32$x.22$d.12$d.2$d.71$d.61$d.51$x.41$x.31$x.21$d.11$d.1__UNIQUE_ID_softdep70$d.70$d.60$x.50$d.40$x.30$x.20$d.10$d.0@P<\Wv22$ f $ A$$[w%w'&H00@@4@4xK@P5h@6(  @V0 a@W0 @@W@Z80[=Lo[m- \\qs