ELF`@@(D@D@( 4 4(44( 5 5(55( 6 6(66( 7 7(77N ^{;_W O @@RR(r nA3#R 7 @eAB9nA##R @74 RIr$ |_ kT )@9)7x**RyQ?9qHT Lii8k *`)RIRiRRR@9RyH7@R ?#TnA*?T*fҀnA#RnA 7#R 7C R*f   kyS Cy +    CaR/+#*6nA* @ _)@?T{F*OJWI_H;@^__REr*REr^{ d@@aR`* @{¨^__^{ g_WO@aR@\@B@9t(4"R 7*2`@ `@BR@7R`7`@ 7R@7*{zt*w7x9h`cRy?hChuS T*{zt*wxh`cRyhhz utAT9*$*** **OEWD_CgB @{ƨ^__^{ @aR\@ 1@*1`@ `@ @{¨^__^{ O\@ @6* 446**4t6*OB @{è^__^{g_WO@*aR\@9(3@>q! T(WOy4RH@97RqT(WOy(5!4*@ @ 5*ODWC_BgA{Ũ^__^{WO0@aR@\@H 1@  @*Q_ qT )C @? qHT C*h@ @OBWA{è^__*@*^{og_WOCT0@aR@\@|3@(@9(7*AoRkT违RHrkTpRkTR(rkTR8@ @]RkTЇRkTRk TwRRHrk TRrkA TR R *7RR @q TRqTR(@9h7 !R* @ qhTR#qT @_**{AOFWE_DgCoB^__@ @*AAV@*^{WO_ _8 1@)@9_8`Si7RR jS R bRCR*}RA~RbR#R*OBWA{è^__@*^{O__RR`2@ !*@97OA{¨^__a@>^{O@aR*  @\@0@@97"qTqT!R=\ \OA{¨^__@**"qT**^{WO@*@@9(7thVOy6h4*W`@g 4Q=rhVyTRBR***R"R***R"R***`@aR***A`@aR#R**7RRR"R#R**R"R#R**RBRCR**hVOyhVy`@*Vy `@*OBWA{è^__a@fVOy%Ro^{WO@aR*  @\@u2@(C "q TqTG qTG* 4*p\ \*OBWA{è^__GQqmT*(7*49CG@4*,@9*(6*CG*C*C*4*C^{WOC@aR*@`@\@72@@`AR7 q T    yeJ@96ye 7"q Tq Tjh*j(i 5RR*ROyR*yS"R#R*Z`@ `@ @)@?T{AODWC@^_C_jh*"qATjh)qj(T"R***^{g_WO@aR*`@\@X3@@9RA9h7Qq*T bS R R 򋀆R6 5 ih8) 7 RR*`@ `@qTRbYA9RR*@? qT`6#kS R*BRCR*}RA~RBR**RbXRR*"R***"q" TR R S6 b ? q)8`T RR*BRCR*}RA~RBR**@Rb@R(@9 qT@RbRC R*** R**R***ODWC_BgA{Ũ^__@*?@*^{WO@>@PA9aR @@4@\@H 1@ q"Tq) )})C*%Ԛ6(Rh&\ \OBWA{è^__&@*^{ _WO@i>@PA9 @@6@J@aR\@3@Hq4hT*(R \  \T* *C*H(@*ODWC_B @{Ũ^__@*^{ WO>@uJ@ @QkT @ )@9i7@h  !qT4R! RR @OCWB @{Ĩ^__@@*902468@va_tx_unmute_delayqcom,va-macro            1 1 1 1  1 (1 01 81 1 1 1 1  1 (1 01 81 1 111$1,141<1va-vdd-micb-supplyva_macro_tx_mixer_putva_macro_mclk_eventqcom,va-vdd-micb-currentva_macro_deinitva_macro_initva_macro_tx_mixer_getva_macro_hw_paramsva_macro_enable_micbiasVA_AIF2_CAP MixerVA_AIF1_CAP Mixerva_macro_event_handlerva_macro_get_channel_mapva_macroqcom,va-without-decimationva_macro_put_dec_enumva_macro_dlkmva_macro_mclk_ctrlva_core_clk&va_priv->mclk_lockva_macro_tx_hpf_corner_freq_callbackva_macro_mute_update_callbackregva_macro_validate_dmic_sample_rateqcom,va-dmic-sample-rateVA_AIF2 CaptureVA_AIF1 CaptureVA_DEC7 VolumeVA_DEC6 VolumeVA_DEC5 VolumeVA_DEC4 VolumeVA_DEC3 VolumeVA_DEC2 VolumeVA_DEC1 VolumeVA_DEC0 Volumeva_macro_mclk_enableqcom,va-vdd-micb-voltageva_macro_probeva_macro_enable_dmicva_macro_enable_dectechpack/audio/asoc/codecs/bolero/va-macro.cva-vdd-micbVA DEC7 MUXVA DEC6 MUXVA DEC5 MUXVA DEC4 MUXVA DEC3 MUXVA DEC2 MUXVA DEC1 MUXVA DEC0 MUXVA_AIF2 CAPVA_AIF1 CAPZEROVA_MCLKSWR_MICMSM_DMICva_smic7va_dmic7va_dec7VA SMIC MUX7VA DMIC MUX7VA SWR_MIC7SWR_DMIC7VA DMIC7DEC701234567va_smic6va_dmic6va_dec6VA SMIC MUX6VA DMIC MUX6VA SWR_MIC6SWR_DMIC6VA DMIC6DEC6va_smic5va_dmic5va_dec5VA SMIC MUX5VA DMIC MUX5VA SWR_MIC5SWR_DMIC5VA DMIC5DEC5va_smic4va_dmic4va_dec4VA SMIC MUX4VA DMIC MUX4VA SWR_MIC4SWR_DMIC4VA DMIC4DEC4va_smic3va_dmic3va_dec3VA SMIC MUX3VA DMIC MUX3VA SWR_MIC3SWR_DMIC3VA DMIC3DEC3VA SWR_ADC3va_macro_tx2va_smic2va_dmic2va_dec2VA SMIC MUX2VA DMIC MUX2VA SWR_MIC2SWR_DMIC2VA DMIC2DEC2VA SWR_ADC2va_macro_tx1va_smic1va_dmic1va_dec1VA SMIC MUX1VA DMIC MUX1VA MIC BIAS1VA SWR_MIC1SWR_DMIC1VA DMIC1DEC1VA SWR_ADC1va_smic0va_dmic0va_dec0VA SMIC MUX0VA DMIC MUX0VA SWR_MIC0SWR_DMIC0VA DMIC0DEC0VA SWR_ADC0%s: decimator %u hpf_cut_of_freq 0x%x %s: wname: %s, val: 0x%x %s: set DEC%u rate to %u %s(): widget = %s decimator = %u %s: DMIC_DIV = %u, mclk_rate = %u %s: could not find %s entry in dt %s: could not find %d entry in dt %s: Failed to add widgets %s: Failed to add snd_ctls %s: Failed to add controls %s: Failed to add without dec controls %s: Failed to add routes %s: Invalid DMIC Selection %s:regulator not provided in dtsi %s: decimator %u unmute %s: widget not found %s: e->reg: 0x%x not expected %s: clk get %s failed %s:Looking up %s property in node %s failed %s: ioremap failed %s: register macro failed %s: va request clock en failed %s:va mclk enable failed %s: regulator already disabled %s: clock already disabled %s: invalid DAPM event %d %s: event %d DMIC%d dmic_clk_cnt %d %s: Invalid rate %d, for mclk %d %s: dai_name = %s DAI-ID %x rate %d num_ch %d %s:Failed to get micbias supply for VA Mic %d %s: mclk_enable = %u, dapm = %d clk_users= %d %s: event = %d %s: Setting current failed, err = %d %s: regulator disable failed, err = %d %s: regulator enable failed, err = %d %s: Setting voltage failed, err = %d %s:retry_cnt: %d %s: Invalid TX sample rate: %d %s: Invalid DMIC line on the codec %s: regmap is NULL %s: Invalid AIF %s: priv is null for macro! %s: null device for macro! %s: va_mclk_users is non-zero still, audio SSR fail!! 00000000^{{^__^{{^__parmtype=va_tx_unmute_delay:intparm=va_tx_unmute_delay:delay to unmute the tx pathdescription=VA macro driverlicense=GPL v2vermagic=4.14.234-g0cbd60cbb186-ab7624117 SMP preempt mod_unload modversions aarch64name=va_macro_dlkmintree=Ydepends=bolero_cdc_dlkmpvg*8UAndroid (7284624, based on r416183b) clang version 12.0.5 (https://android.googlesource.com/toolchain/llvm-project c935d99d7cf2016289302412d708641d52d2f7ee)va_macro_dlkmLmodule_layouth`dsnd_soc_put_volsw_sx^bqsnd_soc_get_volsw_sx%[snd_soc_info_volsw_sx?7snd_soc_dapm_get_enum_double0^snd_soc_info_enum_doublesnd_soc_info_volsw!~param_ops_int$snd_soc_dapm_put_enum_double.snd_soc_dapm_mixer_update_power|clear_bit Mset_bitZsnd_soc_dapm_kcontrol_widgetT_snd_soc_write uqueue_delayed_work_onӅ3-system_wq__msecs_to_jiffies]8snd_soc_readGgdcancel_delayed_work_sync/okstrtouintestrpbrkOregulator_enable7Yregulator_set_loadG/regulator_disableregulator_set_voltageQmutex_unlockCregcache_sync_regionXregcache_mark_dirty,Wbolero_request_clocke"Qgregmap_update_bits_baseSLLmutex_lock^dev_get_regmapGusleep_rangesnd_soc_update_bitsѣfind_next_bitX___ratelimitmsleepUclk_enable wclk_unprepareclk_disableqs|clk_prepare" ^init_timer_key__init_workkdelayed_work_timer_fnFsnd_soc_dapm_sync1snd_soc_dapm_ignore_suspendնsnd_soc_add_codec_controls?+snd_soc_dapm_new_widgetsqsnd_soc_dapm_add_routesNRXsnd_soc_dapm_new_controlsµ]bolero_get_device_ptr(bolero_unregister_macro__stack_chk_fail#__dynamic_dev_dbg ~mutex_destroyN-bolero_register_macrodmemsetf\__mutex_initcdevm_regulator_get˯ of_parse_phandle{devm_clk_get'," devm_ioremapZ~dev_errof_find_propertyݷof_property_read_variable_u32_arrayv devm_kmallocg__stack_chk_guardy4platform_driver_unregisterK__platform_driver_registerGNU]F  #((T(lH   H @@ (>, 9 qO\tD(( 8, @P(x(:(j(d(D(x(6PK@(kxh(+| @!((  #( > c 4Tp 0  *  hhh8h$h9hNphchx@h hhxhhHhh h2 hG PT fhb Po 0gh} !P gh p!P hh !P hhh "P hh `"P 8ih "P ih #P, jh: P#PG jhU #Pb @khp #P} kh @$P lh $P xlh $P lh 0%P Hmh %P mh %P (nh) &P5 nhB p&PN nh[ &Pg `oht 'P oh `'P 0ph 'P ph fH pjh n q h P h  h4  hI  h^  hs X h  h  <   U    @      <  /  ,> Y k x           + = N f |       & 2 A M Y g n {          ' = O b s {         <Ygz$xva_macro_driverva_macro_probeva_macro_validate_dmic_sample_rate.descriptor.21va_macro_validate_dmic_sample_rate.descriptorva_macro_probe.__keyva_macro_initva_macro_deinitva_macro_daiva_macro_mclk_ctrlva_macro_event_handlerva_macro_removeva_macro_wod_dapm_widgetsva_macro_dapm_widgetsva_audio_mapva_macro_snd_controlsva_macro_tx_hpf_corner_freq_callbackva_macro_mute_update_callbackva_macro_event_handler.descriptorva_macro_event_handler._rsva_macro_get_channel_mapva_macro_hw_paramsva_macro_hw_params.descriptorva_macro_hw_params.descriptor.32va_macro_tx_hpf_corner_freq_callback.descriptorva_macro_mute_update_callback.descriptorva_macro_mclk_eventva_macro_mclk_event.descriptorva_macro_mclk_enableva_macro_mclk_enable.descriptorva_macro_enable_micbiasva_macro_enable_micbias.descriptorva_macro_enable_dmicva_macro_enable_dmic.descriptorva_macro_enable_decva_macro_enable_dec.descriptorva_macro_tx_mixer_getva_macro_tx_mixer_putva_macro_put_dec_enumva_macro_put_dec_enum.descriptor__param_str_va_tx_unmute_delay$d__param_va_tx_unmute_delay__UNIQUE_ID_va_tx_unmute_delaytype86__UNIQUE_ID_va_tx_unmute_delay87__UNIQUE_ID_description90__UNIQUE_ID_license91va_macro_dt_matchva_macro_dai_opsva_aif1_cap_mixer.compoundliteral.compoundliteral.101.compoundliteral.103.compoundliteral.105.compoundliteral.107.compoundliteral.109.compoundliteral.111.compoundliteral.113va_aif2_cap_mixer.compoundliteral.114.compoundliteral.115.compoundliteral.116.compoundliteral.117.compoundliteral.118.compoundliteral.119.compoundliteral.120.compoundliteral.121va_dmic0_muxva_dmic0_enumva_dmic1_muxva_dmic1_enumva_dmic2_muxva_dmic2_enumva_dmic3_muxva_dmic3_enumva_dmic4_muxva_dmic4_enumva_dmic5_muxva_dmic5_enumva_dmic6_muxva_dmic6_enumva_dmic7_muxva_dmic7_enumva_smic0_muxva_smic0_enumva_smic1_muxva_smic1_enumva_smic2_muxva_smic2_enumva_smic3_muxva_smic3_enumva_smic4_muxva_smic4_enumva_smic5_muxva_smic5_enumva_smic6_muxva_smic6_enumva_smic7_muxva_smic7_enumva_dec0_muxva_dec0_enumva_dec1_muxva_dec1_enumva_dec2_muxva_dec2_enumva_dec3_muxva_dec3_enumva_dec4_muxva_dec4_enumva_dec5_muxva_dec5_enumva_dec6_muxva_dec6_enumva_dec7_muxva_dec7_enumdmic_mux_textsmic_mux_textadc_mux_textdigital_gain.compoundliteral.185.compoundliteral.187.compoundliteral.189.compoundliteral.191.compoundliteral.193.compoundliteral.195.compoundliteral.197.compoundliteral.199__UNIQUE_ID_vermagic60__UNIQUE_ID_name61__UNIQUE_ID_intree62____versions__module_dependsinit_module__this_module__platform_driver_registercleanup_moduleplatform_driver_unregister__stack_chk_guarddevm_kmallocof_property_read_variable_u32_arrayof_find_propertydev_errdevm_ioremapdevm_clk_getof_parse_phandledevm_regulator_get__mutex_initmemsetbolero_register_macromutex_destroy__dynamic_dev_dbg__stack_chk_failbolero_unregister_macrobolero_get_device_ptrsnd_soc_dapm_new_controlssnd_soc_dapm_add_routessnd_soc_dapm_new_widgetssnd_soc_add_codec_controlssnd_soc_dapm_ignore_suspendsnd_soc_dapm_syncdelayed_work_timer_fn__init_workinit_timer_keyclk_prepareclk_disableclk_unpreparemsleep___ratelimitfind_next_bitsnd_soc_update_bitsusleep_rangedev_get_regmapmutex_lockregmap_update_bits_basebolero_request_clockregcache_mark_dirtyregcache_sync_regionmutex_unlockregulator_set_voltageregulator_disableregulator_set_loadregulator_enablestrpbrkkstrtouintcancel_delayed_work_syncsnd_soc_read__msecs_to_jiffiessystem_wqqueue_delayed_work_onsnd_soc_writesnd_soc_dapm_kcontrol_widgetset_bitclear_bitsnd_soc_dapm_mixer_update_powersnd_soc_dapm_put_enum_doubleparam_ops_intsnd_soc_info_volswsnd_soc_info_enum_doublesnd_soc_dapm_get_enum_doublesnd_soc_info_volsw_sxsnd_soc_get_volsw_sxsnd_soc_put_volsw_sx0t@X0y@PuqyHXu, 8@ $ ( , T`ul up ut ut t t tu u u uJ  J J J0d{4v8 d{< v@ d{D vL d{P v\d{hvl {p vt {x v| { v   " " " "4u  4u$ 4u( 4u<L|PvT |X v\ |` vd |h vt|}v } v } v } vs s s sw w w wF~v F~ v F~  v F~ v (v0 v4 v8 vLX t\  t`  td  t|@u @u  @u  @u H   H   H   H                 $  DP$}TvX $}\ v` $}d vh $}l vt||v | v | v | v   (}u  ( } u ( }  u( (, }0 u@LPA{TuX \ A{` ud h A{l ut x A{| u(@, @0 @4 @@X\6t` d 6th l 6tp |6t  6t  6t  6t( ( ( (   q q q q u u u  u(,u0 u4 u8 u@DzH zL zP zX\Tz` Tzd Tzh Tzptyx y| y yey ey ey eyz z z z0z 0z 0z 0zy y y yAy Ay Ay Ayx x  x xx  x$ x( x049x8 9x< 9x@ 9xHLwP wT wX w`hl\pt \x | \  \ D D D D H h {l 6tp {t 6tx { 6t { { 6t { 6t { 6t { %| 6t %| 6t %| 6t %| { 6t { 6t { 6t { { 6t { 6t { 6t { 6t d   &t  &t  &t   &t  &t  &t  &t  ( 0 @ P X _}\ !u` _}d !uh _}l !up _}t !u|    ( t  O  (  t  O  ( $ t( , O4 8 ( < t@ D OT t    t  t  t   t  t  t  t      X   t  t  t   t  t  t  t t  t  $ t( , t0xr r r rZt  Zt   Zt  Zt$ ( Zt, 0 Zt4 8 Zt<x{Zt   x { Zt   x$ {( Zt0 4 x8 {< Zt`aZt a Zt a Zt a ZtP ~$Zt( P, ~0 Zt4 P8 ~< Zt@ PD ~H ZtPtx |   zTu  z Tu  $ z( Tu, 0 z4 Tu<tx|   ~|yu  ~| yu  ~| yu  ~| yu$( , 0 \`sd h sl p st s  s  s  s}s } s } s } s~s  ~ s  ~ s   ~ s$ltx |  ov  ov  ov  ov0Pd}ov  }$ ov( }, ov0 }4 ov8L?}PovT ?}X ov\ ?}` ovd ?}h ovltu~ov  u~ ov  u~ ov  u~ ovT\)`mtd )h mtl )t mtx )mt  mt  mt mt  mt  mt  mt[|mt [| mt [| mt [| mt0<~@mtD ~H mtL ~P mtT ~dl~pmtt ~x mt| ~ mt ~: : : :y}mt  y} mt  y} mt  y} mt $mt( , mt0 4 mt8 < mtHlp t x w w w ws<b s < b s  < b s < b`xv  v  v v  v  v  v|v | v | v |v  v   v ?| v$ ?|( v, ?|0 v4 ?|8 v@HL P T @}v @ } v @ } v @ } v8TX \ `    v  v  v v  v   v  vHPp(<H\`d h l    <h@{DvH hL {P vT hX {\ v` hd {h vp  Dt  Dt$ ( Dt, 8 < Dt@ D DtH L DtP T DtX   !!!s! ! s ! $! s(! 4!8!swty2wtx&wtXxw t(w0w@tHzPbw`thOzpVwtyJwt`y>wty2wtx&wtXxw t(w0w@bwHwPz`zhzpzzIzFzzyyzZyWyzyxzxx z(Rx0Ox@zHwPw`bwhwpzzzzzzzz[zTzzzyyzzlyeyzzzz zz(w w 4y 4y z z 4y Iz Fz 4y y y 4y Zy Wy 4y( y0 x@ 4yH xP x` 4yh Rxp Ox 4y w w >w w 'y 'y z z 'y [z Tz'yyy 'y(ly0ey@'yHzPz`'yhx?$?wP@0%A#zAHBzBPCFzDPDy@EPFWyFPHGxGPHxIPIOx@JPKwKPHLzMTzNyPeyHQzR0zSyUAyHVxWxX9xZwH[bw[[%\Vw]]%]Jw@^P^ &_>w__p&H`2w``&a&wbb'bw@cPc`'dwdd'HewefffwfzfIzgygZygygx gRx(gw@gfgfhfxhfhfHififjpjpjwxjzj[zjyjlyjzj