| /external/tensorflow/tensorflow/core/kernels/image/ |
| D | mirror_pad_op_cpu_impl_4.cc | 16 #define CPU_PROVIDED_IXDIM 4 macro
|
| D | mirror_pad_op_cpu_impl_2.cc | 16 #define CPU_PROVIDED_IXDIM 2 macro
|
| D | mirror_pad_op_cpu_impl_1.cc | 16 #define CPU_PROVIDED_IXDIM 1 macro
|
| D | mirror_pad_op_cpu_impl_3.cc | 16 #define CPU_PROVIDED_IXDIM 3 macro
|
| /external/tensorflow/tensorflow/core/kernels/ |
| D | gather_nd_op_cpu_impl_7.cc | 16 #define CPU_PROVIDED_IXDIM 7 macro
|
| D | slice_op_cpu_impl_5.cc | 16 #define CPU_PROVIDED_IXDIM 5 macro
|
| D | gather_nd_op_cpu_impl_6.cc | 16 #define CPU_PROVIDED_IXDIM 6 macro
|
| D | scatter_nd_op_cpu_impl_2.cc | 16 #define CPU_PROVIDED_IXDIM 2 macro
|
| D | scatter_nd_op_cpu_impl_5.cc | 17 #define CPU_PROVIDED_IXDIM 5 macro
|
| D | gather_nd_op_cpu_impl_3.cc | 16 #define CPU_PROVIDED_IXDIM 3 macro
|
| D | scatter_nd_op_cpu_impl_7.cc | 17 #define CPU_PROVIDED_IXDIM 7 macro
|
| D | tile_ops_cpu_impl_3.cc | 16 #define CPU_PROVIDED_IXDIM 3 macro
|
| D | slice_op_cpu_impl_2.cc | 16 #define CPU_PROVIDED_IXDIM 2 macro
|
| D | gather_nd_op_cpu_impl_0.cc | 16 #define CPU_PROVIDED_IXDIM 0 macro
|
| D | tile_ops_cpu_impl_1.cc | 16 #define CPU_PROVIDED_IXDIM 1 macro
|
| D | gather_nd_op_cpu_impl_5.cc | 16 #define CPU_PROVIDED_IXDIM 5 macro
|
| D | gather_nd_op_cpu_impl_4.cc | 16 #define CPU_PROVIDED_IXDIM 4 macro
|
| D | slice_op_cpu_impl_7.cc | 16 #define CPU_PROVIDED_IXDIM 7 macro
|
| D | tile_ops_cpu_impl_6.cc | 16 #define CPU_PROVIDED_IXDIM 6 macro
|
| D | slice_op_cpu_impl_4.cc | 16 #define CPU_PROVIDED_IXDIM 4 macro
|
| D | slice_op_cpu_impl_3.cc | 16 #define CPU_PROVIDED_IXDIM 3 macro
|
| D | tile_ops_cpu_impl_7.cc | 16 #define CPU_PROVIDED_IXDIM 7 macro
|
| D | slice_op_cpu_impl_6.cc | 16 #define CPU_PROVIDED_IXDIM 6 macro
|
| D | slice_op_cpu_impl_1.cc | 16 #define CPU_PROVIDED_IXDIM 1 macro
|
| D | gather_nd_op_cpu_impl_1.cc | 16 #define CPU_PROVIDED_IXDIM 1 macro
|