Home
last modified time | relevance | path

Searched defs:Orr (Results 1 – 6 of 6) sorted by relevance

/art/compiler/optimizing/
Dcode_generator_vector_arm64_sve.cc690 __ Orr(dst.VnB(), p_reg, lhs.VnB(), rhs.VnB()); in VisitVecOr() local
694 __ Orr(dst.VnH(), p_reg, lhs.VnH(), rhs.VnH()); in VisitVecOr() local
698 __ Orr(dst.VnS(), p_reg, lhs.VnS(), rhs.VnS()); in VisitVecOr() local
702 __ Orr(dst.VnD(), p_reg, lhs.VnD(), rhs.VnD()); in VisitVecOr() local
Dcode_generator_arm_vixl.cc1105 __ Orr(out, first, second); in GenerateDataProcInstruction() local
1219 __ Orr(temp, temp, Operand(second_lo, ShiftType::LSR, 32 - shift_value)); in GenerateLongDataProc() local
1252 __ Orr(temp, temp, Operand(second_hi, ShiftType::LSL, 32 - shift_value)); in GenerateLongDataProc() local
1625 __ Orr(out, out, temp); in GenerateEqualLong() local
1665 __ Orr(out, LowRegisterFrom(left), HighRegisterFrom(left)); in GenerateConditionLong() local
4839 __ Orr(temp1, temp1, temp2); in GenerateMinMaxFloat() local
5097 __ Orr(out_reg_hi, out_reg_hi, Operand(in_reg_lo, ShiftType::LSL, kArmBitsPerWord - rot)); in HandleLongRotate() local
5099 __ Orr(out_reg_lo, out_reg_lo, Operand(in_reg_hi, ShiftType::LSL, kArmBitsPerWord - rot)); in HandleLongRotate() local
5283 __ Orr(o_h, o_h, temp); in HandleShift() local
5302 __ Orr(o_l, o_l, temp); in HandleShift() local
[all …]
Dintrinsics_arm_vixl.cc793 __ Orr(temp3, temp3, 0xffu << 23); // uncompressed ? 0xff800000u : 0x7ff80000u in GenerateStringCompareToLoop() local
2408 __ Orr(out, temp, Operand(out, vixl32::LSL, 1)); in VisitDoubleIsInfinite() local
3693 __ Orr(LowRegisterFrom(new_value), LowRegisterFrom(loaded_value), LowRegisterFrom(arg)); in GenerateGetAndUpdate() local
3694 __ Orr(HighRegisterFrom(new_value), HighRegisterFrom(loaded_value), HighRegisterFrom(arg)); in GenerateGetAndUpdate() local
3696 __ Orr(RegisterFrom(new_value), RegisterFrom(loaded_value), RegisterFrom(arg)); in GenerateGetAndUpdate() local
Dcode_generator_vector_arm64_neon.cc838 __ Orr(dst.V16B(), lhs.V16B(), rhs.V16B()); // lanes do not matter in VisitVecOr() local
Dcode_generator_arm64.cc2151 __ Orr(dst, lhs, rhs); in HandleBinaryOp() local
2358 __ Orr(out, left, right_operand); in VisitDataProcWithShifterOp() local
Dintrinsics_arm64.cc1465 __ Orr(new_value, old_value_reg, arg.IsX() ? arg.X() : arg.W()); in GenerateGetAndUpdate() local