Home
last modified time | relevance | path

Searched defs:PredReg (Results 1 – 25 of 58) sorted by relevance

123

/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DThumb2InstrInfo.cpp69 unsigned PredReg = 0; in ReplaceTailWithBranchTo() local
117 unsigned PredReg = 0; in isLegalToSplitMBBAt() local
234 ARMCC::CondCodes Pred, unsigned PredReg, in emitT2RegPlusImmediate()
494 unsigned PredReg; in rewriteT2FrameIndex() local
709 unsigned &PredReg) { in getITInstrPredicate()
730 unsigned &PredReg) { in getVPTInstrPredicate()
DARMLoadStoreOptimizer.cpp486 unsigned PredReg) { in UpdateBaseRegUses()
626 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL, in CreateLoadStoreMulti()
833 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL, in CreateLoadStoreDouble()
903 unsigned PredReg = 0; in MergeOpsUpdate() local
1187 ARMCC::CondCodes Pred, unsigned PredReg) { in isIncrementOrDecrement()
1219 ARMCC::CondCodes Pred, unsigned PredReg, int &Offset) { in findIncDecBefore()
1239 ARMCC::CondCodes Pred, unsigned PredReg, int &Offset) { in findIncDecAfter()
1273 unsigned PredReg = 0; in MergeBaseUpdateLSMultiple() local
1415 unsigned PredReg = 0; in MergeBaseUpdateLoadStore() local
1528 unsigned PredReg; in MergeBaseUpdateLSDouble() local
[all …]
DThumb2SizeReduction.cpp471 Register PredReg = MI->getOperand(5).getReg(); in ReduceLoadStore() local
679 unsigned PredReg = 0; in ReduceSpecial() local
721 unsigned PredReg = 0; in ReduceSpecial() local
792 unsigned PredReg = 0; in ReduceTo2Addr() local
885 unsigned PredReg = 0; in ReduceToNarrow() local
DThumbRegisterInfo.cpp65 ARMCC::CondCodes Pred, unsigned PredReg, in emitThumb1LoadConstPool()
85 ARMCC::CondCodes Pred, unsigned PredReg, in emitThumb2LoadConstPool()
106 ARMCC::CondCodes Pred, unsigned PredReg, unsigned MIFlags) const { in emitLoadConstPool()
DMVEVPTBlockPass.cpp103 unsigned PredReg = 0; in InsertVPTBlocks() local
DThumb2ITBlockPass.cpp202 unsigned PredReg = 0; in InsertITInstructions() local
/external/llvm/lib/Target/ARM/
DThumb2InstrInfo.cpp60 unsigned PredReg = 0; in ReplaceTailWithBranchTo() local
108 unsigned PredReg = 0; in isLegalToSplitMBBAt() local
225 ARMCC::CondCodes Pred, unsigned PredReg, in emitT2RegPlusImmediate()
468 unsigned PredReg; in rewriteT2FrameIndex() local
638 unsigned &PredReg) { in getITInstrPredicate()
DARMLoadStoreOptimizer.cpp460 unsigned PredReg) { in UpdateBaseRegUses()
596 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL, in CreateLoadStoreMulti()
793 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL, in CreateLoadStoreDouble()
860 unsigned PredReg = 0; in MergeOpsUpdate() local
1127 ARMCC::CondCodes Pred, unsigned PredReg) { in isIncrementOrDecrement()
1157 ARMCC::CondCodes Pred, unsigned PredReg, int &Offset) { in findIncDecBefore()
1177 ARMCC::CondCodes Pred, unsigned PredReg, int &Offset) { in findIncDecAfter()
1211 unsigned PredReg = 0; in MergeBaseUpdateLSMultiple() local
1353 unsigned PredReg = 0; in MergeBaseUpdateLoadStore() local
1450 unsigned PredReg; in MergeBaseUpdateLSDouble() local
[all …]
DThumb2SizeReduction.cpp441 unsigned PredReg = MI->getOperand(5).getReg(); in ReduceLoadStore() local
647 unsigned PredReg = 0; in ReduceSpecial() local
752 unsigned PredReg = 0; in ReduceTo2Addr() local
848 unsigned PredReg = 0; in ReduceToNarrow() local
DThumbRegisterInfo.cpp66 ARMCC::CondCodes Pred, unsigned PredReg, in emitThumb1LoadConstPool()
86 ARMCC::CondCodes Pred, unsigned PredReg, in emitThumb2LoadConstPool()
106 ARMCC::CondCodes Pred, unsigned PredReg, unsigned MIFlags) const { in emitLoadConstPool()
/external/llvm-project/llvm/lib/Target/ARM/
DThumb2InstrInfo.cpp75 Register PredReg; in ReplaceTailWithBranchTo() local
123 Register PredReg; in isLegalToSplitMBBAt() local
281 ARMCC::CondCodes Pred, Register PredReg, in emitT2RegPlusImmediate()
541 Register PredReg; in rewriteT2FrameIndex() local
756 Register &PredReg) { in getITInstrPredicate()
777 Register &PredReg) { in getVPTInstrPredicate()
DARMLoadStoreOptimizer.cpp488 unsigned PredReg) { in UpdateBaseRegUses()
628 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL, in CreateLoadStoreMulti()
835 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL, in CreateLoadStoreDouble()
905 Register PredReg; in MergeOpsUpdate() local
1189 ARMCC::CondCodes Pred, Register PredReg) { in isIncrementOrDecrement()
1221 ARMCC::CondCodes Pred, Register PredReg, int &Offset) { in findIncDecBefore()
1241 ARMCC::CondCodes Pred, Register PredReg, int &Offset) { in findIncDecAfter()
1275 Register PredReg; in MergeBaseUpdateLSMultiple() local
1467 Register PredReg; in MergeBaseUpdateLoadStore() local
1580 Register PredReg; in MergeBaseUpdateLSDouble() local
[all …]
DThumb2InstrInfo.h86 Register PredReg; in getVPTInstrPredicate() local
DMVEVPTBlockPass.cpp106 Register PredReg; in StepOverPredicatedInstrs() local
240 Register PredReg; in InsertVPTBlocks() local
DThumb2SizeReduction.cpp471 Register PredReg = MI->getOperand(5).getReg(); in ReduceLoadStore() local
689 Register PredReg; in ReduceSpecial() local
731 Register PredReg; in ReduceSpecial() local
802 Register PredReg; in ReduceTo2Addr() local
895 Register PredReg; in ReduceToNarrow() local
DThumbRegisterInfo.cpp65 ARMCC::CondCodes Pred, unsigned PredReg, in emitThumb1LoadConstPool()
85 ARMCC::CondCodes Pred, unsigned PredReg, in emitThumb2LoadConstPool()
106 ARMCC::CondCodes Pred, Register PredReg, unsigned MIFlags) const { in emitLoadConstPool()
DThumb2ITBlockPass.cpp202 Register PredReg; in InsertITInstructions() local
/external/llvm/lib/Target/Hexagon/MCTargetDesc/
DHexagonMCDuplexInfo.cpp178 unsigned DstReg, PredReg, SrcReg, Src1Reg, Src2Reg; in getDuplexCandidateGroup() local
DHexagonMCCompound.cpp182 unsigned PredReg = Predicate.getReg(); in getCompoundOp() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/MCTargetDesc/
DHexagonMCChecker.cpp66 void HexagonMCChecker::initReg(MCInst const &MCI, unsigned R, unsigned &PredReg, in initReg()
88 unsigned PredReg = Hexagon::NoRegister; in init() local
DHexagonMCCompound.cpp176 unsigned PredReg = Predicate.getReg(); in getCompoundOp() local
DHexagonMCDuplexInfo.cpp191 unsigned DstReg, PredReg, SrcReg, Src1Reg, Src2Reg; in getDuplexCandidateGroup() local
/external/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/
DHexagonMCChecker.cpp66 void HexagonMCChecker::initReg(MCInst const &MCI, unsigned R, unsigned &PredReg, in initReg()
91 unsigned PredReg = Hexagon::NoRegister; in init() local
DHexagonMCCompound.cpp177 unsigned PredReg = Predicate.getReg(); in getCompoundOp() local
DHexagonMCDuplexInfo.cpp190 unsigned DstReg, PredReg, SrcReg, Src1Reg, Src2Reg; in getDuplexCandidateGroup() local

123