• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 /*
2  * Copyright (c) 2018-2020, Arm Limited. All rights reserved.
3  *
4  * SPDX-License-Identifier: BSD-3-Clause
5  */
6 
7 #ifndef PLATFORM_DEF_H
8 #define PLATFORM_DEF_H
9 
10 #include <lib/utils_def.h>
11 
12 #include <sgi_soc_platform_def.h>
13 
14 #define PLAT_ARM_CLUSTER_COUNT		U(2)
15 #define CSS_SGI_MAX_CPUS_PER_CLUSTER	U(8)
16 #define CSS_SGI_MAX_PE_PER_CPU		U(2)
17 
18 #define PLAT_CSS_MHU_BASE		UL(0x45400000)
19 
20 /* Base address of DMC-620 instances */
21 #define RDE1EDGE_DMC620_BASE0		UL(0x4e000000)
22 #define RDE1EDGE_DMC620_BASE1		UL(0x4e100000)
23 
24 #define PLAT_MAX_PWR_LVL		ARM_PWR_LVL2
25 
26 #define CSS_SYSTEM_PWR_DMN_LVL		ARM_PWR_LVL3
27 
28 /*
29  * Physical and virtual address space limits for MMU in AARCH64 & AARCH32 modes
30  */
31 #ifdef __aarch64__
32 #define PLAT_PHY_ADDR_SPACE_SIZE	(1ULL << 36)
33 #define PLAT_VIRT_ADDR_SPACE_SIZE	(1ULL << 36)
34 #else
35 #define PLAT_PHY_ADDR_SPACE_SIZE	(1ULL << 32)
36 #define PLAT_VIRT_ADDR_SPACE_SIZE	(1ULL << 32)
37 #endif
38 
39 /* GIC related constants */
40 #define PLAT_ARM_GICD_BASE		UL(0x30000000)
41 #define PLAT_ARM_GICC_BASE		UL(0x2C000000)
42 #define PLAT_ARM_GICR_BASE		UL(0x300C0000)
43 
44 #endif /* PLATFORM_DEF_H */
45