| /external/llvm/lib/Target/AMDGPU/Disassembler/ |
| D | AMDGPUDisassembler.cpp | 184 MCOperand AMDGPUDisassembler::createRegOperand(unsigned RegClassID, in createRegOperand()
|
| /external/llvm-project/llvm/lib/Target/AArch64/ |
| D | AArch64A57FPLoadBalancing.cpp | 518 unsigned RegClassID = ChainBegin->getDesc().OpInfo[0].RegClass; in scavengeRegister() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| D | AArch64A57FPLoadBalancing.cpp | 518 unsigned RegClassID = ChainBegin->getDesc().OpInfo[0].RegClass; in scavengeRegister() local
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64A57FPLoadBalancing.cpp | 506 unsigned RegClassID = G->getStart()->getDesc().OpInfo[0].RegClass; in scavengeRegister() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/AsmParser/ |
| D | X86AsmParser.cpp | 1294 unsigned X86AsmParser::GetSIDIForRegClass(unsigned RegClassID, unsigned Reg, in GetSIDIForRegClass()
1330 int RegClassID = -1; in VerifyAndAdjustOperands() local
3807 bool X86AsmParser::parseSEHRegisterNumber(unsigned RegClassID, in parseSEHRegisterNumber()
|
| /external/llvm-project/llvm/lib/Target/X86/AsmParser/ |
| D | X86AsmParser.cpp | 1611 unsigned X86AsmParser::GetSIDIForRegClass(unsigned RegClassID, unsigned Reg, in GetSIDIForRegClass()
1647 int RegClassID = -1; in VerifyAndAdjustOperands() local
4838 bool X86AsmParser::parseSEHRegisterNumber(unsigned RegClassID, in parseSEHRegisterNumber()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUISelDAGToDAG.cpp | 681 void AMDGPUDAGToDAGISel::SelectBuildVector(SDNode *N, unsigned RegClassID) { in SelectBuildVector()
804 unsigned RegClassID = selectSGPRVectorRegClassID(NumVectorElts); in Select() local
2791 unsigned RegClassID; in Select() local
|
| /external/llvm/lib/Target/X86/AsmParser/ |
| D | X86AsmParser.cpp | 1026 unsigned X86AsmParser::GetSIDIForRegClass(unsigned RegClassID, unsigned Reg, in GetSIDIForRegClass()
1062 int RegClassID = -1; in VerifyAndAdjustOperands() local
|
| /external/llvm-project/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUISelDAGToDAG.cpp | 663 void AMDGPUDAGToDAGISel::SelectBuildVector(SDNode *N, unsigned RegClassID) { in SelectBuildVector()
790 unsigned RegClassID = in Select() local
3058 unsigned RegClassID; in Select() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/Disassembler/ |
| D | AMDGPUDisassembler.cpp | 614 MCOperand AMDGPUDisassembler::createRegOperand(unsigned RegClassID, in createRegOperand()
|
| /external/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/ |
| D | AMDGPUDisassembler.cpp | 656 MCOperand AMDGPUDisassembler::createRegOperand(unsigned RegClassID, in createRegOperand()
|
| /external/llvm/lib/Target/AArch64/Disassembler/ |
| D | AArch64Disassembler.cpp | 1559 unsigned RegClassID, in DecodeGPRSeqPairsClassRegisterClass()
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUISelDAGToDAG.cpp | 289 unsigned RegClassID; in Select() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/Disassembler/ |
| D | AArch64Disassembler.cpp | 1776 unsigned RegClassID, in DecodeGPRSeqPairsClassRegisterClass()
|
| /external/llvm-project/llvm/lib/Target/AArch64/Disassembler/ |
| D | AArch64Disassembler.cpp | 1812 unsigned RegClassID, in DecodeGPRSeqPairsClassRegisterClass()
|