Home
last modified time | relevance | path

Searched defs:Src1 (Results 1 – 25 of 126) sorted by relevance

123456

/external/swiftshader/third_party/subzero/src/
DIceTargetLoweringMIPS32.h166 void _add(Variable *Dest, Variable *Src0, Variable *Src1) { in _add()
170 void _addu(Variable *Dest, Variable *Src0, Variable *Src1) { in _addu()
174 void _and(Variable *Dest, Variable *Src0, Variable *Src1) { in _and()
189 Operand *Src1, CondMIPS32::Cond Condition) { in _br()
200 Operand *Src1, const InstMIPS32Label *Label, in _br()
222 void _add_d(Variable *Dest, Variable *Src0, Variable *Src1) { in _add_d()
226 void _add_s(Variable *Dest, Variable *Src0, Variable *Src1) { in _add_s()
234 void _addiu(Variable *Dest, Variable *Src0, Operand *Src1, RelocOp Reloc) { in _addiu()
238 void _c_eq_d(Variable *Src0, Variable *Src1) { in _c_eq_d()
242 void _c_eq_s(Variable *Src0, Variable *Src1) { in _c_eq_s()
[all …]
DIceTargetLoweringARM32.h848 void _vadd(Variable *Dest, Variable *Src0, Variable *Src1) { in _vadd()
851 void _vand(Variable *Dest, Variable *Src0, Variable *Src1) { in _vand()
854 InstARM32Vbsl *_vbsl(Variable *Dest, Variable *Src0, Variable *Src1) { in _vbsl()
857 void _vceq(Variable *Dest, Variable *Src0, Variable *Src1) { in _vceq()
860 InstARM32Vcge *_vcge(Variable *Dest, Variable *Src0, Variable *Src1) { in _vcge()
863 InstARM32Vcgt *_vcgt(Variable *Dest, Variable *Src0, Variable *Src1) { in _vcgt()
870 void _vdiv(Variable *Dest, Variable *Src0, Variable *Src1) { in _vdiv()
884 void _veor(Variable *Dest, Variable *Src0, Variable *Src1) { in _veor()
898 void _vmla(Variable *Dest, Variable *Src0, Variable *Src1) { in _vmla()
901 void _vmlap(Variable *Dest, Variable *Src0, Variable *Src1) { in _vmlap()
[all …]
DIceTargetLoweringX86Base.h520 void _adc_rmw(X86OperandMem *DestSrc0, Operand *Src1) { in _adc_rmw()
528 void _add_rmw(X86OperandMem *DestSrc0, Operand *Src1) { in _add_rmw()
555 void _and_rmw(X86OperandMem *DestSrc0, Operand *Src1) { in _and_rmw()
559 void _blendvps(Variable *Dest, Operand *Src0, Operand *Src1) { in _blendvps()
597 void _cmp(Operand *Src0, Operand *Src1) { in _cmp()
637 void _div(Variable *Dest, Operand *Src0, Operand *Src1) { in _div()
671 void _idiv(Variable *Dest, Operand *Src0, Operand *Src1) { in _idiv()
683 void _insertps(Variable *Dest, Operand *Src0, Operand *Src1) { in _insertps()
761 void _mul(Variable *Dest, Variable *Src0, Operand *Src1) { in _mul()
788 void _or_rmw(X86OperandMem *DestSrc0, Operand *Src1) { in _or_rmw()
[all …]
DIceInstARM32.h772 Operand *Src1, CondARM32::Cond Predicate, bool SetFlags) in InstARM32ThreeAddrGPR()
797 Variable *Src1) { in create()
822 InstARM32ThreeAddrFP(Cfg *Func, Variable *Dest, Variable *Src0, Operand *Src1) in InstARM32ThreeAddrFP()
847 Variable *Src0, Variable *Src1) { in create()
853 create(Cfg *Func, Variable *Dest, Variable *Src0, ConstantInteger32 *Src1) { in create()
863 Operand *Src1) in InstARM32ThreeAddrSignAwareFP()
877 Variable *Src1, Variable *Src2, in create()
902 Variable *Src1, Variable *Src2, in InstARM32FourAddrGPR()
927 Variable *Src1) { in create()
951 InstARM32FourAddrFP(Cfg *Func, Variable *Dest, Variable *Src0, Variable *Src1) in InstARM32FourAddrFP()
[all …]
DIceInstMIPS32.h500 Variable *Src0, Variable *Src1) { in create()
528 Variable *Src1) in InstMIPS32ThreeAddrFPR()
549 Variable *Src0, Variable *Src1) { in create()
577 Variable *Src1) in InstMIPS32ThreeAddrGPR()
821 Operand *Src1, CondMIPS32::Cond Cond) { in create()
837 Operand *Src1, const InstMIPS32Label *Label, in create()
903 static InstMIPS32FPCmp *create(Cfg *Func, Variable *Src0, Variable *Src1) { in create()
937 InstMIPS32FPCmp(Cfg *Func, Variable *Src0, Variable *Src1) in InstMIPS32FPCmp()
988 static InstMIPS32Trap *create(Cfg *Func, Operand *Src0, Operand *Src1, in create()
1025 InstMIPS32Trap(Cfg *Func, Operand *Src0, Operand *Src1, const uint32_t Tcode) in InstMIPS32Trap()
[all …]
/external/swiftshader/third_party/llvm-10.0/llvm/lib/ExecutionEngine/Interpreter/
DExecution.cpp108 static void executeFAddInst(GenericValue &Dest, GenericValue Src1, in executeFAddInst()
119 static void executeFSubInst(GenericValue &Dest, GenericValue Src1, in executeFSubInst()
130 static void executeFMulInst(GenericValue &Dest, GenericValue Src1, in executeFMulInst()
141 static void executeFDivInst(GenericValue &Dest, GenericValue Src1, in executeFDivInst()
152 static void executeFRemInst(GenericValue &Dest, GenericValue Src1, in executeFRemInst()
191 static GenericValue executeICMP_EQ(GenericValue Src1, GenericValue Src2, in executeICMP_EQ()
205 static GenericValue executeICMP_NE(GenericValue Src1, GenericValue Src2, in executeICMP_NE()
219 static GenericValue executeICMP_ULT(GenericValue Src1, GenericValue Src2, in executeICMP_ULT()
233 static GenericValue executeICMP_SLT(GenericValue Src1, GenericValue Src2, in executeICMP_SLT()
247 static GenericValue executeICMP_UGT(GenericValue Src1, GenericValue Src2, in executeICMP_UGT()
[all …]
/external/llvm/lib/ExecutionEngine/Interpreter/
DExecution.cpp55 static void executeFAddInst(GenericValue &Dest, GenericValue Src1, in executeFAddInst()
66 static void executeFSubInst(GenericValue &Dest, GenericValue Src1, in executeFSubInst()
77 static void executeFMulInst(GenericValue &Dest, GenericValue Src1, in executeFMulInst()
88 static void executeFDivInst(GenericValue &Dest, GenericValue Src1, in executeFDivInst()
99 static void executeFRemInst(GenericValue &Dest, GenericValue Src1, in executeFRemInst()
138 static GenericValue executeICMP_EQ(GenericValue Src1, GenericValue Src2, in executeICMP_EQ()
152 static GenericValue executeICMP_NE(GenericValue Src1, GenericValue Src2, in executeICMP_NE()
166 static GenericValue executeICMP_ULT(GenericValue Src1, GenericValue Src2, in executeICMP_ULT()
180 static GenericValue executeICMP_SLT(GenericValue Src1, GenericValue Src2, in executeICMP_SLT()
194 static GenericValue executeICMP_UGT(GenericValue Src1, GenericValue Src2, in executeICMP_UGT()
[all …]
/external/llvm-project/llvm/lib/ExecutionEngine/Interpreter/
DExecution.cpp108 static void executeFAddInst(GenericValue &Dest, GenericValue Src1, in executeFAddInst()
119 static void executeFSubInst(GenericValue &Dest, GenericValue Src1, in executeFSubInst()
130 static void executeFMulInst(GenericValue &Dest, GenericValue Src1, in executeFMulInst()
141 static void executeFDivInst(GenericValue &Dest, GenericValue Src1, in executeFDivInst()
152 static void executeFRemInst(GenericValue &Dest, GenericValue Src1, in executeFRemInst()
192 static GenericValue executeICMP_EQ(GenericValue Src1, GenericValue Src2, in executeICMP_EQ()
206 static GenericValue executeICMP_NE(GenericValue Src1, GenericValue Src2, in executeICMP_NE()
220 static GenericValue executeICMP_ULT(GenericValue Src1, GenericValue Src2, in executeICMP_ULT()
234 static GenericValue executeICMP_SLT(GenericValue Src1, GenericValue Src2, in executeICMP_SLT()
248 static GenericValue executeICMP_UGT(GenericValue Src1, GenericValue Src2, in executeICMP_UGT()
[all …]
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/GlobalISel/
DConstantFoldingMIRBuilder.h51 const SrcOp &Src1 = SrcOps[1]; variable
62 const SrcOp &Src1 = SrcOps[1]; variable
DMachineIRBuilder.h1313 const SrcOp &Src1) { in buildAnd()
1328 const SrcOp &Src1) { in buildOr()
1334 const SrcOp &Src1) { in buildXor()
1380 const SrcOp &Src1) { in buildFSub()
1424 const SrcOp &Src1) { in buildFCopysign()
1450 const SrcOp &Src1) { in buildSMin()
1456 const SrcOp &Src1) { in buildSMax()
1462 const SrcOp &Src1) { in buildUMin()
1468 const SrcOp &Src1) { in buildUMax()
/external/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/
DConstantFoldingMIRBuilder.h51 const SrcOp &Src1 = SrcOps[1]; variable
62 const SrcOp &Src1 = SrcOps[1]; variable
DMachineIRBuilder.h1484 const SrcOp &Src1) { in buildAnd()
1499 const SrcOp &Src1) { in buildOr()
1505 const SrcOp &Src1) { in buildXor()
1639 const SrcOp &Src1) { in buildFCopysign()
1665 const SrcOp &Src1) { in buildSMin()
1671 const SrcOp &Src1) { in buildSMax()
1677 const SrcOp &Src1) { in buildUMin()
1683 const SrcOp &Src1) { in buildUMax()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DSIOptimizeExecMasking.cpp110 const MachineOperand &Src1 = MI.getOperand(1); in isLogicalOpOnExec() local
126 const MachineOperand &Src1 = MI.getOperand(1); in isLogicalOpOnExec() local
390 MachineOperand &Src1 = SaveExecInst->getOperand(2); in runOnMachineFunction() local
DR600ExpandSpecialInstrs.cpp161 Register Src1 = in runOnMachineFunction() local
212 unsigned Src1 = 0; in runOnMachineFunction() local
/external/llvm/lib/Target/AMDGPU/
DSIShrinkInstructions.cpp106 const MachineOperand *Src1 = TII->getNamedOperand(MI, AMDGPU::OpName::src1); in canShrink() local
277 const MachineOperand &Src1 = MI.getOperand(2); in runOnMachineFunction() local
381 const MachineOperand *Src1 = in runOnMachineFunction() local
DR600ExpandSpecialInstrs.cpp225 unsigned Src1 = BMI->getOperand( in runOnMachineFunction() local
276 unsigned Src1 = 0; in runOnMachineFunction() local
/external/llvm-project/llvm/lib/Target/AMDGPU/
DSIOptimizeExecMasking.cpp110 const MachineOperand &Src1 = MI.getOperand(1); in isLogicalOpOnExec() local
126 const MachineOperand &Src1 = MI.getOperand(1); in isLogicalOpOnExec() local
422 MachineOperand &Src1 = SaveExecInst->getOperand(2); in runOnMachineFunction() local
DAMDGPUInstCombineIntrinsic.cpp40 static APFloat fmed3AMDGCN(const APFloat &Src0, const APFloat &Src1, in fmed3AMDGCN()
275 Value *Src1 = II.getArgOperand(1); in instCombineIntrinsic() local
360 Value *Src1 = II.getArgOperand(1); in instCombineIntrinsic() local
389 Value *Src1 = II.getArgOperand(1); in instCombineIntrinsic() local
491 Value *Src1 = II.getArgOperand(1); in instCombineIntrinsic() local
564 Value *Src1 = II.getArgOperand(1); in instCombineIntrinsic() local
DGCNDPPCombine.cpp237 if (auto *Src1 = TII->getNamedOperand(OrigMI, AMDGPU::OpName::src1)) { in createDPPInst() local
330 auto *Src1 = TII->getNamedOperand(OrigMI, AMDGPU::OpName::src1); in createDPPInst() local
517 auto *Src1 = TII->getNamedOperand(OrigMI, AMDGPU::OpName::src1); in combineDPPMov() local
DR600ExpandSpecialInstrs.cpp161 Register Src1 = in runOnMachineFunction() local
212 unsigned Src1 = 0; in runOnMachineFunction() local
DSIPeepholeSDWA.cpp571 MachineOperand *Src1 = TII->getNamedOperand(MI, AMDGPU::OpName::src1); in matchSDWAOperand() local
608 MachineOperand *Src1 = TII->getNamedOperand(MI, AMDGPU::OpName::src1); in matchSDWAOperand() local
642 MachineOperand *Src1 = TII->getNamedOperand(MI, AMDGPU::OpName::src1); in matchSDWAOperand() local
688 MachineOperand *Src1 = TII->getNamedOperand(MI, AMDGPU::OpName::src1); in matchSDWAOperand() local
996 if (MachineOperand *Src1 = TII->getNamedOperand(MI, AMDGPU::OpName::src1)) { in isConvertibleToSDWA() local
1056 MachineOperand *Src1 = TII->getNamedOperand(MI, AMDGPU::OpName::src1); in convertToSDWA() local
/external/swiftshader/third_party/subzero/unittest/AssemblerX8664/
DControlFlow.cpp17 #define TestJ(C, Near, Dest, Src0, Value0, Src1, Value1) \ in TEST_F() argument
39 #define TestImpl(Dst, Src0, Src1) \ in TEST_F() argument
/external/llvm/lib/Target/Hexagon/
DHexagonPeephole.cpp159 MachineOperand &Src1 = MI.getOperand(1); in runOnMachineFunction() local
176 MachineOperand &Src1 = MI.getOperand(1); in runOnMachineFunction() local
/external/llvm-project/llvm/lib/Target/Hexagon/
DHexagonPeephole.cpp155 MachineOperand &Src1 = MI.getOperand(1); in runOnMachineFunction() local
172 MachineOperand &Src1 = MI.getOperand(1); in runOnMachineFunction() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/
DHexagonPeephole.cpp156 MachineOperand &Src1 = MI.getOperand(1); in runOnMachineFunction() local
173 MachineOperand &Src1 = MI.getOperand(1); in runOnMachineFunction() local

123456