| /external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/GlobalISel/ |
| D | MachineIRBuilder.h | 130 SrcOp(Register R) : Reg(R), Ty(SrcType::Ty_Reg) {} in SrcOp() function
131 SrcOp(const MachineOperand &Op) : Reg(Op.getReg()), Ty(SrcType::Ty_Reg) {} in SrcOp() function
132 SrcOp(const MachineInstrBuilder &MIB) : SrcMIB(MIB), Ty(SrcType::Ty_MIB) {} in SrcOp() function
133 SrcOp(const CmpInst::Predicate P) : Pred(P), Ty(SrcType::Ty_Predicate) {} in SrcOp() function
139 SrcOp(uint64_t V) : Imm(V), Ty(SrcType::Ty_Imm) {} in SrcOp() function
140 SrcOp(int64_t V) : Imm(V), Ty(SrcType::Ty_Imm) {} in SrcOp() function
|
| D | LegalizationArtifactCombiner.h | 300 unsigned SrcOp = SrcDef->getOpcode(); in tryCombineMerges() local
|
| /external/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/ |
| D | MachineIRBuilder.h | 129 SrcOp(Register R) : Reg(R), Ty(SrcType::Ty_Reg) {} in SrcOp() function
130 SrcOp(const MachineOperand &Op) : Reg(Op.getReg()), Ty(SrcType::Ty_Reg) {} in SrcOp() function
131 SrcOp(const MachineInstrBuilder &MIB) : SrcMIB(MIB), Ty(SrcType::Ty_MIB) {} in SrcOp() function
132 SrcOp(const CmpInst::Predicate P) : Pred(P), Ty(SrcType::Ty_Predicate) {} in SrcOp() function
138 SrcOp(uint64_t V) : Imm(V), Ty(SrcType::Ty_Imm) {} in SrcOp() function
139 SrcOp(int64_t V) : Imm(V), Ty(SrcType::Ty_Imm) {} in SrcOp() function
|
| D | LegalizationArtifactCombiner.h | 585 unsigned SrcOp = SrcDef->getOpcode(); in tryCombineUnmergeValues() local
|
| /external/llvm/lib/Target/X86/ |
| D | X86MCInstLower.cpp | 1467 const MachineOperand &SrcOp = MI->getOperand(SrcIdx); in EmitInstruction() local
1489 const MachineOperand &SrcOp = MI->getOperand(1); in EmitInstruction() local
1511 const MachineOperand &SrcOp = MI->getOperand(1); in EmitInstruction() local
|
| /external/llvm-project/llvm/lib/Target/Hexagon/ |
| D | HexagonRDFOpt.cpp | 139 const MachineOperand &SrcOp = MI->getOperand(1); in INITIALIZE_PASS_DEPENDENCY() local
|
| D | HexagonExpandCondsets.cpp | 624 MachineInstr *HexagonExpandCondsets::genCondTfrFor(MachineOperand &SrcOp, in genCondTfrFor()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
| D | HexagonRDFOpt.cpp | 139 const MachineOperand &SrcOp = MI->getOperand(1); in INITIALIZE_PASS_DEPENDENCY() local
|
| D | HexagonExpandCondsets.cpp | 623 MachineInstr *HexagonExpandCondsets::genCondTfrFor(MachineOperand &SrcOp, in genCondTfrFor()
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonRDFOpt.cpp | 123 const MachineOperand &SrcOp = MI->getOperand(1); in interpretAsCopy() local
|
| D | HexagonExpandCondsets.cpp | 611 MachineInstr *HexagonExpandCondsets::genCondTfrFor(MachineOperand &SrcOp, in genCondTfrFor()
|
| /external/llvm/utils/TableGen/ |
| D | CodeGenInstruction.cpp | 244 std::pair<unsigned,unsigned> SrcOp = Ops.ParseOperandName(SrcOpName, false); in ParseConstraint() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | SILowerControlFlow.cpp | 465 for (const auto &SrcOp : Def->explicit_operands()) in findMaskOperands() local
|
| /external/llvm-project/llvm/utils/TableGen/ |
| D | CodeGenInstruction.cpp | 291 std::pair<unsigned,unsigned> SrcOp = (FirstIsDest ? RHSOp : LHSOp); in ParseConstraint() local
|
| /external/llvm-project/llvm/lib/CodeGen/ |
| D | MachineVerifier.cpp | 1268 const MachineOperand &SrcOp = MI->getOperand(1); in verifyPreISelGenericInstruction() local
1290 const MachineOperand &SrcOp = MI->getOperand(2); in verifyPreISelGenericInstruction() local
1604 const MachineOperand &SrcOp = MI->getOperand(1); in visitMachineInstrBefore() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
| D | MachineVerifier.cpp | 1279 const MachineOperand &SrcOp = MI->getOperand(1); in verifyPreISelGenericInstruction() local
1301 const MachineOperand &SrcOp = MI->getOperand(2); in verifyPreISelGenericInstruction() local
1529 const MachineOperand &SrcOp = MI->getOperand(1); in visitMachineInstrBefore() local
|
| /external/llvm-project/llvm/lib/Target/AMDGPU/ |
| D | SILowerControlFlow.cpp | 567 for (const auto &SrcOp : Def->explicit_operands()) in findMaskOperands() local
|
| D | AMDGPULegalizerInfo.cpp | 3964 MachineOperand &SrcOp = MI.getOperand(ArgOffset + I); in packImageA16AddressToDwords() local
4006 MachineOperand &SrcOp = MI.getOperand(DimIdx + I); in convertImageAddrToPacked() local
4029 MachineOperand &SrcOp = MI.getOperand(DimIdx + I); in convertImageAddrToPacked() local
4204 MachineOperand &SrcOp = MI.getOperand(ArgOffset + I); in legalizeImageIntrinsic() local
|
| /external/llvm/tools/llvm-c-test/ |
| D | echo.cpp | 429 LLVMValueRef SrcOp = LLVMGetOperand(Src, 0); in CloneInstruction() local
|
| /external/llvm-project/llvm/lib/Transforms/InstCombine/ |
| D | InstCombineCasts.cpp | 1203 if (auto *SrcOp = dyn_cast<Instruction>(Src)) in visitZExt() local
1970 Value *SrcOp = CI.getPointerOperand(); in visitPtrToInt() local
|
| /external/llvm/lib/Linker/ |
| D | IRMover.cpp | 1045 MDNode *SrcOp = SrcModFlags->getOperand(I); in linkModuleFlagsMetadata() local
|
| /external/llvm-project/llvm/lib/Linker/ |
| D | IRMover.cpp | 1229 MDNode *SrcOp = SrcModFlags->getOperand(I); in linkModuleFlagsMetadata() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Linker/ |
| D | IRMover.cpp | 1227 MDNode *SrcOp = SrcModFlags->getOperand(I); in linkModuleFlagsMetadata() local
|
| /external/llvm-project/llvm/tools/llvm-c-test/ |
| D | echo.cpp | 501 LLVMValueRef SrcOp = LLVMGetOperand(Src, 0); in CloneInstruction() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
| D | LegalizeDAG.cpp | 1745 SDValue SelectionDAGLegalize::EmitStackConvert(SDValue SrcOp, EVT SlotVT, in EmitStackConvert()
1750 SDValue SelectionDAGLegalize::EmitStackConvert(SDValue SrcOp, EVT SlotVT, in EmitStackConvert()
|