Searched defs:VecRC (Results 1 – 13 of 13) sorted by relevance
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
| D | HexagonVExtract.cpp | 139 const auto &VecRC = *MRI.getRegClass(VecR); in runOnMachineFunction() local
|
| D | HexagonVLIWPacketizer.cpp | 871 const TargetRegisterClass *VecRC = HII->getRegClass(MCID, 0, HRI, MF); in canPromoteToDotNew() local
|
| /external/llvm-project/llvm/lib/Target/Hexagon/ |
| D | HexagonVExtract.cpp | 139 const auto &VecRC = *MRI.getRegClass(VecR); in runOnMachineFunction() local
|
| D | HexagonVLIWPacketizer.cpp | 879 const TargetRegisterClass *VecRC = HII->getRegClass(MCID, 0, HRI, MF); in canPromoteToDotNew() local
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonVLIWPacketizer.cpp | 752 const TargetRegisterClass *VecRC = HII->getRegClass(MCID, 0, HRI, MF); in canPromoteToDotNew() local
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsSEISelLowering.cpp | 3223 const TargetRegisterClass *VecRC = nullptr; in emitINSERT_DF_VIDX() local
|
| /external/llvm-project/llvm/lib/Target/Mips/ |
| D | MipsSEISelLowering.cpp | 3336 const TargetRegisterClass *VecRC = nullptr; in emitINSERT_DF_VIDX() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
| D | MipsSEISelLowering.cpp | 3337 const TargetRegisterClass *VecRC = nullptr; in emitINSERT_DF_VIDX() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | SIISelLowering.cpp | 3407 const TargetRegisterClass *VecRC = MRI.getRegClass(SrcReg); in emitIndirectSrc() local
3469 const TargetRegisterClass *VecRC) { in getMOVRELDPseudo()
3499 const TargetRegisterClass *VecRC = MRI.getRegClass(SrcVec->getReg()); in emitIndirectDst() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| D | AArch64InstructionSelector.cpp | 2921 const TargetRegisterClass *VecRC = in emitExtractVectorElt() local
|
| /external/llvm-project/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUInstructionSelector.cpp | 2694 const TargetRegisterClass *VecRC = TRI.getRegClassForTypeOnBank(VecTy, *VecRB, in selectG_INSERT_VECTOR_ELT() local
|
| D | SIISelLowering.cpp | 3672 const TargetRegisterClass *VecRC = MRI.getRegClass(SrcReg); in emitIndirectSrc() local
3758 const TargetRegisterClass *VecRC = MRI.getRegClass(SrcVec->getReg()); in emitIndirectDst() local
|
| /external/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| D | AArch64InstructionSelector.cpp | 3687 const TargetRegisterClass *VecRC = in emitExtractVectorElt() local
|