/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/SystemZ/ |
D | SystemZTDC.cpp | 346 Value *Zero32 = ConstantInt::get(Type::getInt32Ty(Ctx), 0); in runOnFunction() local
|
/external/llvm/lib/Target/SystemZ/ |
D | SystemZTDC.cpp | 346 Value *Zero32 = ConstantInt::get(Type::getInt32Ty(Ctx), 0); in runOnFunction() local
|
/external/llvm-project/llvm/lib/Target/SystemZ/ |
D | SystemZTDC.cpp | 360 Value *Zero32 = ConstantInt::get(Type::getInt32Ty(Ctx), 0); in runOnFunction() local
|
/external/llvm-project/llvm/unittests/IR/ |
D | VerifierTest.cpp | 42 Constant *Zero32 = ConstantInt::get(IntegerType::get(C, 32), 0); in TEST() local
|
/external/llvm/unittests/IR/ |
D | VerifierTest.cpp | 43 Constant *Zero32 = ConstantInt::get(IntegerType::get(C, 32), 0); in TEST() local
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Transforms/Instrumentation/ |
D | GCOVProfiling.cpp | 987 Constant *Zero32 = Builder.getInt32(0); in insertCounterWriteout() local
|
/external/llvm-project/llvm/lib/Target/X86/ |
D | X86InstructionSelector.cpp | 1609 Register Zero32 = MRI.createVirtualRegister(&X86::GR32RegClass); in selectDivRem() local
|
D | X86FastISel.cpp | 1968 Register Zero32 = createResultReg(&X86::GR32RegClass); in X86SelectDivRem() local
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
D | X86InstructionSelector.cpp | 1653 Register Zero32 = MRI.createVirtualRegister(&X86::GR32RegClass); in selectDivRem() local
|
D | X86FastISel.cpp | 1952 unsigned Zero32 = createResultReg(&X86::GR32RegClass); in X86SelectDivRem() local
|
/external/llvm-project/llvm/lib/Transforms/Instrumentation/ |
D | GCOVProfiling.cpp | 1157 Constant *Zero32 = Builder.getInt32(0); in insertCounterWriteout() local
|
/external/llvm-project/llvm/lib/Target/AMDGPU/ |
D | AMDGPULegalizerInfo.cpp | 1976 const auto Zero32 = B.buildConstant(S32, 0); in legalizeIntrinsicTrunc() local 2902 auto Zero32 = B.buildConstant(S32, 0); in legalizeUDIV_UREM64Impl() local
|
/external/llvm/lib/Target/X86/ |
D | X86FastISel.cpp | 1873 unsigned Zero32 = createResultReg(&X86::GR32RegClass); in X86SelectDivRem() local
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
D | AMDGPULegalizerInfo.cpp | 1456 const auto Zero32 = B.buildConstant(S32, 0); in legalizeIntrinsicTrunc() local
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/GlobalISel/ |
D | LegalizerHelper.cpp | 3858 auto Zero32 = MIRBuilder.buildConstant(S32, 0); in lowerU64ToF32BitOps() local
|
/external/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
D | LegalizerHelper.cpp | 5015 auto Zero32 = MIRBuilder.buildConstant(S32, 0); in lowerU64ToF32BitOps() local
|