| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
| D | X86FixupSetCC.cpp | 105 Register ZeroReg = MRI->createVirtualRegister(RC); in runOnMachineFunction() local
|
| D | X86FlagsCopyLowering.cpp | 1054 Register ZeroReg = MRI->createVirtualRegister(&X86::GR32RegClass); in rewriteSetCarryExtended() local
|
| /external/llvm-project/llvm/lib/Target/X86/ |
| D | X86FixupSetCC.cpp | 114 Register ZeroReg = MRI->createVirtualRegister(RC); in runOnMachineFunction() local
|
| /external/llvm/lib/Target/X86/ |
| D | X86FixupSetCC.cpp | 163 unsigned ZeroReg = MRI->createVirtualRegister(RC); in runOnMachineFunction() local
|
| /external/llvm-project/llvm/tools/llvm-exegesis/lib/Mips/ |
| D | Target.cpp | 74 unsigned ZeroReg; in loadImmediate() local
|
| /external/llvm-project/llvm/unittests/tools/llvm-exegesis/Mips/ |
| D | TargetTest.cpp | 46 const unsigned ZeroReg = IsGPR32 ? Mips::ZERO : Mips::ZERO_64; in IsLoadLow16BitImm() local
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.cpp | 2851 unsigned CombineOpc, unsigned ZeroReg = 0, in canCombine()
2880 unsigned MulOpc, unsigned ZeroReg) { in canCombineWithMUL()
3438 unsigned BitSize, OrrOpc, ZeroReg; in genAlternativeCodeSequence() local
3482 unsigned SubOpc, ZeroReg; in genAlternativeCodeSequence() local
3530 unsigned BitSize, OrrOpc, ZeroReg; in genAlternativeCodeSequence() local
|
| D | AArch64ExpandPseudoInsts.cpp | 599 unsigned StlrOp, unsigned CmpOp, unsigned ExtendImm, unsigned ZeroReg, in expandCMP_SWAP()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.cpp | 2480 unsigned Opcode, unsigned ZeroReg, in copyGPRRegTuple()
3669 unsigned CombineOpc, unsigned ZeroReg = 0, in canCombine()
3698 unsigned MulOpc, unsigned ZeroReg) { in canCombineWithMUL()
3760 MachineCombinerPattern Pattern) { in getMaddPatterns()
4414 unsigned BitSize, OrrOpc, ZeroReg; in genAlternativeCodeSequence() local
4458 unsigned SubOpc, ZeroReg; in genAlternativeCodeSequence() local
4506 unsigned BitSize, OrrOpc, ZeroReg; in genAlternativeCodeSequence() local
|
| D | AArch64ExpandPseudoInsts.cpp | 176 unsigned StlrOp, unsigned CmpOp, unsigned ExtendImm, unsigned ZeroReg, in expandCMP_SWAP()
|
| /external/llvm-project/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.cpp | 2745 unsigned Opcode, unsigned ZeroReg, in copyGPRRegTuple()
4045 unsigned CombineOpc, unsigned ZeroReg = 0, in canCombine()
4074 unsigned MulOpc, unsigned ZeroReg) { in canCombineWithMUL()
4136 MachineCombinerPattern Pattern) { in getMaddPatterns()
4790 unsigned BitSize, OrrOpc, ZeroReg; in genAlternativeCodeSequence() local
4834 unsigned SubOpc, ZeroReg; in genAlternativeCodeSequence() local
4882 unsigned BitSize, OrrOpc, ZeroReg; in genAlternativeCodeSequence() local
|
| D | AArch64ExpandPseudoInsts.cpp | 181 unsigned StlrOp, unsigned CmpOp, unsigned ExtendImm, unsigned ZeroReg, in expandCMP_SWAP()
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsSEInstrInfo.cpp | 83 unsigned Opc = 0, ZeroReg = 0; in copyPhysReg() local
|
| D | MipsAsmPrinter.cpp | 122 unsigned ZeroReg = Subtarget->isGP64bit() ? Mips::ZERO_64 : Mips::ZERO; in emitPseudoIndirectBranch() local
|
| D | MipsSEISelDAGToDAG.cpp | 89 unsigned DstReg = 0, ZeroReg = 0; in replaceUsesWithZeroReg() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
| D | MipsSEInstrInfo.cpp | 87 unsigned Opc = 0, ZeroReg = 0; in copyPhysReg() local
|
| D | MipsAsmPrinter.cpp | 144 unsigned ZeroReg = Subtarget->isGP64bit() ? Mips::ZERO_64 : Mips::ZERO; in emitPseudoIndirectBranch() local
|
| D | MipsSEISelDAGToDAG.cpp | 85 unsigned DstReg = 0, ZeroReg = 0; in replaceUsesWithZeroReg() local
|
| /external/llvm-project/llvm/lib/Target/Mips/ |
| D | MipsSEInstrInfo.cpp | 87 unsigned Opc = 0, ZeroReg = 0; in copyPhysReg() local
|
| D | MipsAsmPrinter.cpp | 144 unsigned ZeroReg = Subtarget->isGP64bit() ? Mips::ZERO_64 : Mips::ZERO; in emitPseudoIndirectBranch() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/GlobalISel/ |
| D | InstructionSelectorImpl.h | 798 int64_t ZeroReg = MatchTable[CurrentIdx++]; in executeMatchTable() local
|
| /external/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/ |
| D | InstructionSelectorImpl.h | 867 int64_t ZeroReg = MatchTable[CurrentIdx++]; in executeMatchTable() local
|
| /external/llvm-project/llvm/lib/Target/ARM/ |
| D | ARMInstructionSelector.cpp | 550 auto ZeroReg = MRI.createVirtualRegister(&ARM::GPRRegClass); in selectCmp() local
|
| /external/swiftshader/third_party/subzero/src/ |
| D | IceTargetLoweringX8664.cpp | 373 Variable *ZeroReg = RebasePtr; in _sandbox_mem_reference() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | ARMInstructionSelector.cpp | 552 auto ZeroReg = MRI.createVirtualRegister(&ARM::GPRRegClass); in selectCmp() local
|