Home
last modified time | relevance | path

Searched defs:adds (Results 1 – 23 of 23) sorted by relevance

/external/llvm-project/llvm/test/MC/ARM/
Dbasic-thumb2-instructions.s200 adds r0, r0, #-4096 label
202 adds r0, #-4096 label
272 adds sp, sp, #-4096 label
274 adds sp, #-4096 label
Dbranch-disassemble.s12 adds r0, r1, #42 label
13 adds r1, r2, #42 label
/external/llvm-project/llvm/test/MC/AArch64/
Darm64-optional-hash.s9 adds x3, x4, 1024, lsl 12 label
Darm64-diags.s342 adds w3, w5, sym@PAGEOFF label
343 adds x9, x12, sym@PAGEOFF label
/external/llvm/test/MC/AArch64/
Darm64-optional-hash.s9 adds x3, x4, 1024, lsl 12 label
Darm64-diags.s281 adds w3, w5, sym@PAGEOFF label
282 adds x9, x12, sym@PAGEOFF label
/external/llvm-project/llvm/test/tools/llvm-mca/AArch64/Cortex/
DA55-basic-instructions.s23 adds w13, w23, #291, lsl #12 label
25 adds w20, wsp, #0 label
68 adds w3, w5, w7 label
70 adds w20, wzr, w4 label
71 adds w4, w6, wzr label
72 adds w11, w13, w15 label
73 adds w9, w3, wzr, lsl #10 label
74 adds w17, w29, w20, lsl #31 label
75 adds w21, w22, w23, lsr #0 label
76 adds w24, w25, w26, lsr #18 label
[all …]
/external/tensorflow/tensorflow/lite/delegates/gpu/gl/kernels/
Dadd.cc41 auto adds = absl::get_if<Tensor<Linear, DataType::FLOAT32>>(&attr.param); in GenerateCode() local
/external/guava/android/guava-tests/test/com/google/common/collect/
DSimpleAbstractMultisetTest.java78 ImmutableMultiset<String> adds = in testFastAddAllMultiset() local
/external/guava/guava-tests/test/com/google/common/collect/
DSimpleAbstractMultisetTest.java78 ImmutableMultiset<String> adds = in testFastAddAllMultiset() local
/external/vixl/benchmarks/aarch32/
Dasm-disasm-speed-test.cc407 __ adds(Narrow, r4, r4, 24U); in Generate_2() local
417 __ adds(Narrow, r4, r4, 24U); in Generate_2() local
497 __ adds(r1, r4, 44U); in Generate_3() local
540 __ adds(r0, 4U); in Generate_3() local
541 __ adds(Narrow, r1, r1, 32U); in Generate_3() local
672 __ adds(r0, 4U); in Generate_4() local
673 __ adds(Narrow, r1, r1, 32U); in Generate_4() local
793 __ adds(r0, 4U); in Generate_5() local
794 __ adds(Narrow, r1, r1, 32U); in Generate_5() local
944 __ adds(r0, 4U); in Generate_7() local
[all …]
/external/llvm-project/llvm/test/tools/llvm-mca/ARM/
Dm7-int.s11 adds r0, r1, #1 label
12 adds r0, #42 label
16 adds r0, r1, r2 label
Dm4-int.s22 adds r0, r1, #1 label
23 adds r0, #42 label
27 adds r0, r1, r2 label
/external/Reactive-Extensions/RxCpp/Rx/v2/examples/pythagorian/
Dmain.cpp87 int adds; member
/external/mesa3d/src/intel/compiler/
Dbrw_fs_bank_conflicts.cpp118 adds(const vector_type &v, const vector_type &w) in adds() function
224 adds(vector_type v, vector_type w) in adds() function
/external/mesa3d/src/gallium/drivers/nouveau/codegen/
Dnv50_ir_peephole.cpp1498 int adds; in opnd() local
/external/mdnsresponder/mDNSShared/
Ddnsextd.c1519 int i, adds = 0, dels = 0; in HandleRequest() local
/external/vixl/test/aarch64/
Dtest-assembler-aarch64.cc7405 __ adds(xzr, x0, Operand(x1, UXTX)); in TEST() local
7406 __ adds(xzr, x1, Operand(xzr, UXTX)); in TEST() local
7407 __ adds(xzr, x1, 1234); in TEST() local
7408 __ adds(xzr, x0, x1); in TEST() local
7409 __ adds(xzr, x1, xzr); in TEST() local
7410 __ adds(xzr, xzr, x1); in TEST() local
Dtest-trace-aarch64.cc63 __ adds(w21, w22, w23); in GenerateTestSequenceBase() local
64 __ adds(x24, x25, x26); in GenerateTestSequenceBase() local
/external/vixl/src/aarch32/
Dassembler-aarch32.h1940 void adds(Register rd, Register rn, const Operand& operand) { in adds() function
1943 void adds(Condition cond, Register rd, Register rn, const Operand& operand) { in adds() function
1946 void adds(EncodingSize size, in adds() function
Dassembler-aarch32.cc2348 void Assembler::adds(Condition cond, in adds() function in vixl::aarch32::Assembler
2485 void Assembler::adds(Register rd, const Operand& operand) { in adds() function in vixl::aarch32::Assembler
Ddisasm-aarch32.cc1175 void Disassembler::adds(Condition cond, in adds() function in vixl::aarch32::Disassembler
1189 void Disassembler::adds(Register rd, const Operand& operand) { in adds() function in vixl::aarch32::Disassembler
/external/vixl/src/aarch64/
Dassembler-aarch64.cc476 void Assembler::adds(const Register& rd, in adds() function in vixl::aarch64::Assembler