/external/llvm-project/llvm/test/tools/llvm-mca/AArch64/Exynos/ |
D | load.s | 8 ldrb w0, [sp], #1 label 11 ldrb w0, [sp, x31] label
|
/external/llvm-project/llvm/test/tools/llvm-mca/ARM/ |
D | m4-int.s | 103 ldrb r0, [r1, #1] label 105 ldrb r0, [r1, #-1] label 106 ldrb r0, [r1], #1 label 107 ldrb r0, [r1, #1]! label 108 ldrb r0, #4 label 109 ldrb r0, next label 110 ldrb r0, [r1, r2] label
|
D | m7-int.s | 100 ldrb r0, [r1, #1] label 102 ldrb r0, [r1, #-1] label 103 ldrb r0, [r1], #1 label 104 ldrb r0, [r1, #1]! label 105 ldrb r0, #4 label 106 ldrb r0, [r1, r2] label
|
/external/llvm-project/llvm/test/MC/AArch64/ |
D | coff-relocations.s | 45 ldrb w0, [x0, :lo12:foo + 0x12345] label
|
D | arm64-diags.s | 77 ldrb w1, [x3, w3, sxtw #4] label
|
/external/llvm-project/llvm/test/tools/llvm-mca/AArch64/Cortex/ |
D | A55-basic-instructions.s | 941 ldrb w9, [x2], #255 label 942 ldrb w10, [x3], #1 label 943 ldrb w10, [x3], #-256 label 1016 ldrb w9, [x2, #255]! label 1017 ldrb w10, [x3, #1]! label 1018 ldrb w10, [x3, #-256]! label 1109 ldrb w26, [x3, #121] label 1110 ldrb w12, [x2] label 1128 ldrb w3, [sp, x5] label 1129 ldrb w9, [x27, x6] label [all …]
|
/external/llvm/test/MC/AArch64/ |
D | arm64-diags.s | 77 ldrb w1, [x3, w3, sxtw #4] label
|
/external/boringssl/src/crypto/curve25519/asm/ |
D | x25519-asm-arm.S | 84 ldrb r6,[r1] label 87 ldrb r6,[r1,#31] label 243 ldrb r2,[r1,r2] label
|
/external/rust/crates/quiche/deps/boringssl/src/crypto/curve25519/asm/ |
D | x25519-asm-arm.S | 84 ldrb r6,[r1] label 87 ldrb r6,[r1,#31] label 243 ldrb r2,[r1,r2] label
|
/external/rust/crates/ring/crypto/curve25519/asm/ |
D | x25519-asm-arm.S | 86 ldrb r6,[r1] label 89 ldrb r6,[r1,#31] label 245 ldrb r2,[r1,r2] label
|
/external/vixl/benchmarks/aarch32/ |
D | asm-disasm-speed-test.cc | 569 __ ldrb(Narrow, r3, MemOperand(r5, 17)); in Generate_3() local 742 __ ldrb(Narrow, r3, MemOperand(r5, 17)); in Generate_5() local 863 __ ldrb(Narrow, r3, MemOperand(r5, 17)); in Generate_6() local 1152 __ ldrb(Narrow, r3, MemOperand(r5, 17)); in Generate_8() local 1354 __ ldrb(r3, MemOperand(sp, 656)); in Generate_10() local 1410 __ ldrb(r3, MemOperand(sp, 181)); in Generate_10() local 1798 __ ldrb(r3, MemOperand(sp, 209)); in Generate_14() local 1893 __ ldrb(r3, MemOperand(sp, 237)); in Generate_14() local 2061 __ ldrb(r3, MemOperand(sp, 293)); in Generate_16() local 2271 __ ldrb(r3, MemOperand(sp, 349)); in Generate_17() local [all …]
|
/external/vixl/test/aarch64/ |
D | test-trace-aarch64.cc | 185 __ ldrb(w3, MemOperand(x0)); in GenerateTestSequenceBase() local 186 __ ldrb(w3, MemOperand(x1, 1, PostIndex)); in GenerateTestSequenceBase() local 187 __ ldrb(w3, MemOperand(x1, 1, PreIndex)); in GenerateTestSequenceBase() local 188 __ ldrb(x4, MemOperand(x0)); in GenerateTestSequenceBase() local 189 __ ldrb(x4, MemOperand(x1, 1, PostIndex)); in GenerateTestSequenceBase() local 190 __ ldrb(x4, MemOperand(x1, 1, PreIndex)); in GenerateTestSequenceBase() local
|
D | test-assembler-aarch64.cc | 11357 __ ldrb(w2, MemOperand(x0, offset), RequireScaledOffset); in TEST() local 11586 __ ldrb(w2, MemOperand(x0, preindex, PreIndex)); in TEST() local 11753 __ ldrb(w2, MemOperand(x0, postindex, PostIndex)); in TEST() local 11874 __ ldrb(w2, MemOperand(x0, x10)); in TEST() local
|
/external/skia/src/core/ |
D | SkVM.cpp | 2256 void Assembler::ldrb(X dst, X src, int imm12) { in ldrb() function in skvm::Assembler 2272 void Assembler::ldrb(V dst, X src, int imm12) { in ldrb() function in skvm::Assembler
|
/external/vixl/src/aarch32/ |
D | assembler-aarch32.h | 2427 void ldrb(Register rt, const MemOperand& operand) { in ldrb() function 2430 void ldrb(Condition cond, Register rt, const MemOperand& operand) { in ldrb() function 2433 void ldrb(EncodingSize size, Register rt, const MemOperand& operand) { in ldrb() function 2442 void ldrb(Register rt, Location* location) { ldrb(al, rt, location); } in ldrb() function
|
D | assembler-aarch32.cc | 5311 void Assembler::ldrb(Condition cond, in ldrb() function in vixl::aarch32::Assembler 5491 void Assembler::ldrb(Condition cond, Register rt, Location* location) { in ldrb() function in vixl::aarch32::Assembler
|
D | disasm-aarch32.cc | 1723 void Disassembler::ldrb(Condition cond, in ldrb() function in vixl::aarch32::Disassembler 1732 void Disassembler::ldrb(Condition cond, Register rt, Location* location) { in ldrb() function in vixl::aarch32::Disassembler
|
/external/vixl/src/aarch64/ |
D | assembler-aarch64.cc | 1188 void Assembler::ldrb(const Register& rt, in ldrb() function in vixl::aarch64::Assembler
|