| /external/vixl/src/aarch64/ |
| D | registers-aarch64.cc | 180 const CPURegister& reg8) { in AreAliased()
231 const CPURegister& reg8) { in AreSameSizeAndType()
251 const CPURegister& reg8) { in AreEven()
|
| /external/llvm-project/lldb/source/Plugins/Process/Utility/ |
| D | RegisterInfos_i386.h | 162 #define DEFINE_GPR_PSEUDO_8H(reg8, reg32) \ argument
173 #define DEFINE_GPR_PSEUDO_8L(reg8, reg32) \ argument
|
| D | RegisterInfos_x86_64.h | 175 #define DEFINE_GPR_PSEUDO_8H(reg8, reg64) \ argument
186 #define DEFINE_GPR_PSEUDO_8L(reg8, reg64) \ argument
|
| /external/libvpx/libvpx/vpx_dsp/mips/ |
| D | idct16x16_msa.c | 16 v8i16 reg0, reg2, reg4, reg6, reg8, reg10, reg12, reg14; in vpx_idct16_1d_rows_msa() local
110 v8i16 reg0, reg2, reg4, reg6, reg8, reg10, reg12, reg14; in vpx_idct16_1d_columns_addblk_msa() local
|
| /external/libvpx/libvpx/third_party/libyuv/source/ |
| D | scale_msa.cc | 767 v8i16 reg6, reg7, reg8, reg9, reg10, reg11; in ScaleRowDown34_0_Box_MSA() local
861 v8i16 reg6, reg7, reg8, reg9, reg10, reg11; in ScaleRowDown34_1_Box_MSA() local
|
| D | row_msa.cc | 826 v8u16 reg0, reg1, reg2, reg3, reg4, reg5, reg6, reg7, reg8, reg9; in ARGBToUVRow_MSA() local
2678 v4i32 reg0, reg1, reg2, reg3, reg4, reg5, reg6, reg7, reg8, reg9; in I444ToARGBRow_MSA() local
|
| /external/libyuv/files/source/ |
| D | scale_msa.cc | 767 v8i16 reg6, reg7, reg8, reg9, reg10, reg11; in ScaleRowDown34_0_Box_MSA() local
861 v8i16 reg6, reg7, reg8, reg9, reg10, reg11; in ScaleRowDown34_1_Box_MSA() local
|
| D | row_msa.cc | 826 v8u16 reg0, reg1, reg2, reg3, reg4, reg5, reg6, reg7, reg8, reg9; in ARGBToUVRow_MSA() local
2678 v4i32 reg0, reg1, reg2, reg3, reg4, reg5, reg6, reg7, reg8, reg9; in I444ToARGBRow_MSA() local
|
| /external/llvm-project/lldb/tools/debugserver/source/MacOSX/i386/ |
| D | DNBArchImplI386.cpp | 1186 #define DEFINE_GPR_PSEUDO_8H(reg8, reg32) \ argument
1192 #define DEFINE_GPR_PSEUDO_8L(reg8, reg32) \ argument
|
| /external/llvm-project/lldb/tools/debugserver/source/MacOSX/x86_64/ |
| D | DNBArchImplX86_64.cpp | 1622 #define DEFINE_GPR_PSEUDO_8H(reg8, reg64) \ argument
1628 #define DEFINE_GPR_PSEUDO_8L(reg8, reg64) \ argument
|
| /external/libaom/libaom/av1/common/arm/ |
| D | convolve_neon.c | 1168 int16x4_t reg0, reg1, reg2, reg3, reg4, reg5, reg6, reg7, reg8, reg9, in av1_convolve_2d_sr_neon() local
|