Home
last modified time | relevance | path

Searched defs:sminv (Results 1 – 7 of 7) sorted by relevance

/external/llvm-project/llvm/test/MC/AArch64/SVE/
Dsminv-diagnostics.s7 sminv d0, p7, z31.b define
12 sminv d0, p7, z31.h define
17 sminv d0, p7, z31.s define
22 sminv v0.2d, p7, z31.d label
31 sminv h0, p8, z31.h label
36 sminv h0, p7.b, z31.h label
41 sminv h0, p7.q, z31.h label
51 sminv d0, p7, z31.d define
57 sminv d0, p7, z31.d define
Dsminv.s10 sminv b0, p7, z31.b label
16 sminv h0, p7, z31.h label
22 sminv s0, p7, z31.s label
28 sminv d0, p7, z31.d define
/external/llvm-project/llvm/test/MC/AArch64/
Dneon-diagnostics.s3736 sminv d0, v1.2d define
/external/llvm/test/MC/AArch64/
Dneon-diagnostics.s3796 sminv d0, v1.2d define
/external/vixl/test/aarch64/
Dtest-trace-aarch64.cc1474 __ sminv(b8, v6.V16B()); in GenerateTestSequenceNEON() local
1475 __ sminv(b6, v18.V8B()); in GenerateTestSequenceNEON() local
1476 __ sminv(h20, v1.V4H()); in GenerateTestSequenceNEON() local
1477 __ sminv(h7, v17.V8H()); in GenerateTestSequenceNEON() local
1478 __ sminv(s21, v4.V4S()); in GenerateTestSequenceNEON() local
/external/vixl/src/aarch64/
Dlogic-aarch64.cc1519 LogicVRegister Simulator::sminv(VectorFormat vform, in sminv() function in vixl::aarch64::Simulator
1537 LogicVRegister Simulator::sminv(VectorFormat vform, in sminv() function in vixl::aarch64::Simulator
Dassembler-sve-aarch64.cc3296 void Assembler::sminv(const VRegister& vd, in sminv() function in vixl::aarch64::Assembler