/external/llvm-project/llvm/test/MC/AArch64/SVE2/ |
D | urshr-diagnostics.s | 3 urshr z18.b, p0/m, z18.b, #0 label 8 urshr z1.b, p0/m, z1.b, #9 label 13 urshr z21.h, p0/m, z21.h, #0 label 18 urshr z14.h, p0/m, z14.h, #17 label 23 urshr z6.s, p0/m, z6.s, #0 label 28 urshr z23.s, p0/m, z23.s, #33 label 33 urshr z3.d, p0/m, z3.d, #0 label 38 urshr z25.d, p0/m, z25.d, #65 label 47 urshr z0.b, p0/m, z1.b, #1 label 56 urshr z0.b, p0/m, z0.d, #1 label [all …]
|
D | urshr.s | 10 urshr z0.b, p0/m, z0.b, #1 label 16 urshr z31.b, p0/m, z31.b, #8 label 22 urshr z0.h, p0/m, z0.h, #1 label 28 urshr z31.h, p0/m, z31.h, #16 label 34 urshr z0.s, p0/m, z0.s, #1 label 40 urshr z31.s, p0/m, z31.s, #32 label 46 urshr z0.d, p0/m, z0.d, #1 label 52 urshr z31.d, p0/m, z31.d, #64 label 68 urshr z31.d, p0/m, z31.d, #64 label 80 urshr z31.d, p0/m, z31.d, #64 label
|
/external/llvm/test/MC/AArch64/ |
D | arm64-advsimd.s | 1392 urshr d0, d0, #1 define
|
/external/llvm-project/llvm/test/MC/AArch64/ |
D | arm64-advsimd.s | 1392 urshr d0, d0, #1 define
|
/external/llvm-project/llvm/test/MC/ARM/ |
D | mve-scalar-shift.s | 160 urshr r0, #10 label
|
/external/vixl/test/aarch64/ |
D | test-trace-aarch64.cc | 2401 __ urshr(d4, d13, 49); in GenerateTestSequenceNEON() local 2402 __ urshr(v2.V16B(), v20.V16B(), 1); in GenerateTestSequenceNEON() local 2403 __ urshr(v13.V2D(), v11.V2D(), 51); in GenerateTestSequenceNEON() local 2404 __ urshr(v21.V2S(), v31.V2S(), 10); in GenerateTestSequenceNEON() local 2405 __ urshr(v21.V4H(), v17.V4H(), 11); in GenerateTestSequenceNEON() local 2406 __ urshr(v4.V4S(), v22.V4S(), 1); in GenerateTestSequenceNEON() local 2407 __ urshr(v0.V8B(), v1.V8B(), 7); in GenerateTestSequenceNEON() local 2408 __ urshr(v13.V8H(), v20.V8H(), 1); in GenerateTestSequenceNEON() local
|
/external/vixl/src/aarch64/ |
D | assembler-aarch64.cc | 5081 void Assembler::urshr(const VRegister& vd, const VRegister& vn, int shift) { in urshr() function in vixl::aarch64::Assembler
|