Home
last modified time | relevance | path

Searched defs:vform (Results 1 – 5 of 5) sorted by relevance

/external/vixl/src/aarch64/
Dlogic-aarch64.cc170 void Simulator::ld1(VectorFormat vform, LogicVRegister dst, uint64_t addr) { in ld1()
179 void Simulator::ld1(VectorFormat vform, in ld1()
187 void Simulator::ld1r(VectorFormat vform, in ld1r()
204 void Simulator::ld1r(VectorFormat vform, LogicVRegister dst, uint64_t addr) { in ld1r()
209 void Simulator::ld2(VectorFormat vform, in ld2()
226 void Simulator::ld2(VectorFormat vform, in ld2()
239 void Simulator::ld2r(VectorFormat vform, in ld2r()
253 void Simulator::ld3(VectorFormat vform, in ld3()
275 void Simulator::ld3(VectorFormat vform, in ld3()
292 void Simulator::ld3r(VectorFormat vform, in ld3r()
[all …]
Dinstructions-aarch64.cc1008 VectorFormat VectorFormatHalfWidth(VectorFormat vform) { in VectorFormatHalfWidth()
1036 VectorFormat VectorFormatDoubleWidth(VectorFormat vform) { in VectorFormatDoubleWidth()
1059 VectorFormat VectorFormatFillQ(VectorFormat vform) { in VectorFormatFillQ()
1083 VectorFormat VectorFormatHalfWidthDoubleLanes(VectorFormat vform) { in VectorFormatHalfWidthDoubleLanes()
1109 VectorFormat VectorFormatDoubleLanes(VectorFormat vform) { in VectorFormatDoubleLanes()
1125 VectorFormat VectorFormatHalfLanes(VectorFormat vform) { in VectorFormatHalfLanes()
1158 bool IsSVEFormat(VectorFormat vform) { in IsSVEFormat()
1221 VectorFormat ScalarFormatFromFormat(VectorFormat vform) { in ScalarFormatFromFormat()
1226 unsigned RegisterSizeInBitsFromFormat(VectorFormat vform) { in RegisterSizeInBitsFromFormat()
1255 unsigned RegisterSizeInBytesFromFormat(VectorFormat vform) { in RegisterSizeInBytesFromFormat()
[all …]
Dsimulator-aarch64.h412 void SetActive(VectorFormat vform, int lane_index, bool value) { in SetActive()
421 bool IsActive(VectorFormat vform, int lane_index) const { in IsActive()
512 int64_t Int(VectorFormat vform, int index) const { in Int()
535 uint64_t Uint(VectorFormat vform, int index) const { in Uint()
558 uint64_t UintLeftJustified(VectorFormat vform, int index) const { in UintLeftJustified()
562 int64_t IntLeftJustified(VectorFormat vform, int index) const { in IntLeftJustified()
569 void SetInt(VectorFormat vform, int index, int64_t value) const { in SetInt()
590 void SetIntArray(VectorFormat vform, const int64_t* src) const { in SetIntArray()
597 void SetUint(VectorFormat vform, int index, uint64_t value) const { in SetUint()
618 void SetUintArray(VectorFormat vform, const uint64_t* src) const { in SetUintArray()
[all …]
Dsimulator-aarch64.cc374 void Simulator::ExtractFromSimVRegister(VectorFormat vform, in ExtractFromSimVRegister()
674 VectorFormat vform) { in GetPrintRegisterFormat()
718 VectorFormat vform) { in GetPrintRegisterFormatFP()
4087 VectorFormat vform; in VisitFPDataProcessing1Source() local
4233 VectorFormat vform; in VisitFPDataProcessing2Source() local
6351 VectorFormat vform = kFormatUndefined; in VisitNEONModifiedImmediate() local
7345 VectorFormat vform = kFormatVnD; in VisitSVEAddressGeneration() local
7402 VectorFormat vform = SVEFormatFromLaneSizeInBytesLog2(lane_size); in VisitSVEBroadcastBitmaskImm() local
7473 VectorFormat vform = SVEFormatFromLaneSizeInBytesLog2(lane_size); in VisitSVEBitwiseShiftByImm_Predicated() local
7491 VectorFormat vform = instr->GetSVEVectorFormat(); in VisitSVEBitwiseShiftByVector_Predicated() local
[all …]
Dinstructions-aarch64.h815 static const VectorFormat vform[] = {kFormatUndefined, in GetVectorFormat() local