• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 // Auto-generated file. Do not edit!
2 //   Template: src/f16-vmulcaddc/neonfp16arith.c.in
3 //   Generator: tools/xngen
4 //
5 // Copyright 2020 Google LLC
6 //
7 // This source code is licensed under the BSD-style license found in the
8 // LICENSE file in the root directory of this source tree.
9 
10 #include <assert.h>
11 
12 #include <arm_neon.h>
13 
14 #include <xnnpack/math.h>
15 #include <xnnpack/vmulcaddc.h>
16 
17 
xnn_f16_vmulcaddc_minmax_ukernel_c8__neonfp16arith_2x(size_t rows,size_t channels,const void * restrict input,size_t input_stride,const void * restrict weights,void * restrict output,size_t output_stride,const struct xnn_f16_minmax_params params[restrict XNN_MIN_ELEMENTS (1)])18 void xnn_f16_vmulcaddc_minmax_ukernel_c8__neonfp16arith_2x(
19     size_t rows,
20     size_t channels,
21     const void*restrict input,
22     size_t input_stride,
23     const void*restrict weights,
24     void*restrict output,
25     size_t output_stride,
26     const struct xnn_f16_minmax_params params[restrict XNN_MIN_ELEMENTS(1)]) XNN_DISABLE_TSAN
27 {
28   assert(rows != 0);
29   assert(channels != 0);
30   assert(channels % sizeof(__fp16) == 0);
31 
32   const __fp16* i0 = (const __fp16*) input;
33   __fp16* o0 = (__fp16*) output;
34   const __fp16* i1 = (const __fp16*) ((uintptr_t) i0 + input_stride);
35   __fp16* o1 = (__fp16*) ((uintptr_t) o0 + output_stride);
36   if XNN_UNPREDICTABLE(rows < 2) {
37     i1 = i0;
38     o1 = o0;
39   }
40 
41   const size_t input_increment = input_stride * 2 - channels;
42   const size_t output_increment = output_stride * 2 - channels;
43 
44   const float16x8_t vmin = vld1q_dup_f16(&params->min);
45   const float16x8_t vmax = vld1q_dup_f16(&params->max);
46   do {
47     const __fp16* w = (const __fp16*) weights;
48     size_t c = channels;
49     for (; c >= 8 * sizeof(__fp16); c -= 8 * sizeof(__fp16)) {
50       const float16x8_t vscale01234567 = vld1q_f16(w); w += 8;
51 
52       float16x8_t vacc0x01234567 = vld1q_f16(i0); i0 += 8;
53       float16x8_t vacc1x01234567 = vld1q_f16(i1); i1 += 8;
54 
55       const float16x8_t vbias01234567 = vld1q_f16(w); w += 8;
56 
57       vacc0x01234567 = vfmaq_f16(vbias01234567, vscale01234567, vacc0x01234567);
58       vacc1x01234567 = vfmaq_f16(vbias01234567, vscale01234567, vacc1x01234567);
59 
60       vacc0x01234567 = vmaxq_f16(vacc0x01234567, vmin);
61       vacc1x01234567 = vmaxq_f16(vacc1x01234567, vmin);
62 
63       vacc0x01234567 = vminq_f16(vacc0x01234567, vmax);
64       vacc1x01234567 = vminq_f16(vacc1x01234567, vmax);
65 
66       vst1q_f16(o0, vacc0x01234567); o0 += 8;
67       vst1q_f16(o1, vacc1x01234567); o1 += 8;
68     }
69     if XNN_UNLIKELY(c != 0) {
70       const float16x8_t vscale01234567 = vld1q_f16(w);
71 
72       float16x8_t vacc0x01234567 = vld1q_f16(i0); i0 = (const __fp16*) ((uintptr_t) i0 + c);
73       float16x8_t vacc1x01234567 = vld1q_f16(i1); i1 = (const __fp16*) ((uintptr_t) i1 + c);
74 
75       const float16x8_t vbias01234567 = vld1q_f16(w + 8);
76 
77       vacc0x01234567 = vfmaq_f16(vbias01234567, vscale01234567, vacc0x01234567);
78       vacc1x01234567 = vfmaq_f16(vbias01234567, vscale01234567, vacc1x01234567);
79 
80       vacc0x01234567 = vmaxq_f16(vacc0x01234567, vmin);
81       vacc1x01234567 = vmaxq_f16(vacc1x01234567, vmin);
82 
83       vacc0x01234567 = vminq_f16(vacc0x01234567, vmax);
84       vacc1x01234567 = vminq_f16(vacc1x01234567, vmax);
85 
86       float16x4_t vacc0x0123 = vget_low_f16(vacc0x01234567);
87       float16x4_t vacc1x0123 = vget_low_f16(vacc1x01234567);
88       if (c & (4 * sizeof(__fp16))) {
89         vst1_f16(o0, vacc0x0123); o0 += 4;
90         vst1_f16(o1, vacc1x0123); o1 += 4;
91 
92         vacc0x0123 = vget_high_f16(vacc0x01234567);
93         vacc1x0123 = vget_high_f16(vacc1x01234567);
94       }
95       if (c & (2 * sizeof(__fp16))) {
96         vst1_lane_u32(__builtin_assume_aligned(o0, 1), vreinterpret_u32_f16(vacc0x0123), 0); o0 += 2;
97         vst1_lane_u32(__builtin_assume_aligned(o1, 1), vreinterpret_u32_f16(vacc1x0123), 0); o1 += 2;
98 
99         vacc0x0123 = vext_f16(vacc0x0123, vacc0x0123, 2);
100         vacc1x0123 = vext_f16(vacc1x0123, vacc1x0123, 2);
101       }
102       if (c & (1 * sizeof(__fp16))) {
103         vst1_lane_f16(o0, vacc0x0123, 0); o0 += 1;
104         vst1_lane_f16(o1, vacc1x0123, 0); o1 += 1;
105       }
106     }
107     i0 = (const __fp16*) ((uintptr_t) i0 + input_increment);
108     o0 = (__fp16*) ((uintptr_t) o0 + output_increment);
109     i1 = (const __fp16*) ((uintptr_t) i1 + input_increment);
110     o1 = (__fp16*) ((uintptr_t) o1 + output_increment);
111     if XNN_UNPREDICTABLE(rows < 4) {
112       i1 = i0;
113       o1 = o0;
114     }
115     rows = doz(rows, 2);
116   } while (rows != 0);
117 }
118