| /art/runtime/interpreter/mterp/x86_64ng/ |
| D | main.S | 289 andl $$0xf, \registers
292 andl $$0xf, \outs
296 andl $$0xf, \ins
300 andl $$0xf, %r11d
941 andl MACRO_LITERAL(0xf), %eax
950 andl MACRO_LITERAL(0xf), %eax
1142 andl MACRO_LITERAL(0xf), %r9d
1151 andl MACRO_LITERAL(0xf), %ecx
1156 andl MACRO_LITERAL(0xf), %edx
1160 andl MACRO_LITERAL(0xf), %r11d
[all …]
|
| D | invoke.S | 107 andl $$ART_METHOD_IMT_MASK, %ecx
|
| D | other.S | 19 andl MACRO_LITERAL(0xf), rINST # rINST <- A
|
| /art/runtime/arch/x86/ |
| D | jni_entrypoints_x86.S | 30 andl LITERAL(0xfffffffe), %eax // ArtMethod** sp
|
| D | quick_entrypoints_x86.S | 542 andl LITERAL(0xFFFFFFF0), %ebx
639 andl LITERAL(0xFFFFFFF0), %ebx
1076 andl LITERAL(OBJECT_ALIGNMENT_MASK_TOGGLED), %edx
1218 andl LITERAL(LOCK_WORD_GC_STATE_MASK_SHIFTED_TOGGLED), %ecx // zero the gc bits.
1234 andl LITERAL(LOCK_WORD_GC_STATE_MASK_SHIFTED_TOGGLED), %ecx // zero the read barrier bits.
1290 andl LITERAL(LOCK_WORD_GC_STATE_MASK_SHIFTED_TOGGLED), %edx // zero the gc bits.
1296 …andl LITERAL(LOCK_WORD_GC_STATE_MASK_SHIFTED), %ecx // ecx: new lock word zero except original rb…
2277 andl LITERAL(0xFFFFFFF0), %esp // Align stack
|
| /art/runtime/arch/x86_64/ |
| D | quick_entrypoints_x86_64.S | 450 andl LITERAL(0xFFFFFFF0), %edx // Align frame size to 16 bytes.
544 andl LITERAL(0xFFFFFFF0), %edx // Align frame size to 16 bytes.
1079 andl LITERAL(LOCK_WORD_GC_STATE_MASK_SHIFTED_TOGGLED), %ecx // zero the gc bits.
1094 andl LITERAL(LOCK_WORD_GC_STATE_MASK_SHIFTED_TOGGLED), %ecx // zero the gc bits.
1131 andl LITERAL(LOCK_WORD_GC_STATE_MASK_SHIFTED_TOGGLED), %edx // zero the gc bits.
1136 …andl LITERAL(LOCK_WORD_GC_STATE_MASK_SHIFTED), %ecx // ecx: new lock word zero except original gc…
|
| /art/runtime/interpreter/mterp/x86_64/ |
| D | floating_point.S | 74 andl $$0xf, %ecx # ecx <- A
|
| D | other.S | 39 andl %eax, rINST # rINST <- A
|
| /art/runtime/interpreter/mterp/x86/ |
| D | floating_point.S | 74 andl $$0xf, %ecx # ecx <- A
|
| D | other.S | 43 andl %eax, rINST # rINST <- A
|
| D | arithmetic.S | 42 andl $$0x000000FF, %eax
|
| /art/compiler/utils/x86/ |
| D | assembler_x86.h | 722 void andl(Register dst, const Immediate& imm);
723 void andl(Register dst, Register src);
724 void andl(Register dst, const Address& address);
|
| D | assembler_x86.cc | 3043 void X86Assembler::andl(Register dst, Register src) { in andl() function in art::x86::X86Assembler
3050 void X86Assembler::andl(Register reg, const Address& address) { in andl() function in art::x86::X86Assembler
3057 void X86Assembler::andl(Register dst, const Immediate& imm) { in andl() function in art::x86::X86Assembler
|
| /art/compiler/utils/x86_64/ |
| D | assembler_x86_64.h | 740 void andl(CpuRegister dst, const Immediate& imm);
741 void andl(CpuRegister dst, CpuRegister src);
742 void andl(CpuRegister reg, const Address& address);
|
| D | assembler_x86_64_test.cc | 909 DriverStr(Repeatrr(&x86_64::X86_64Assembler::andl, "andl %{reg2}, %{reg1}"), "andl"); in TEST_F()
913 DriverStr(RepeatrI(&x86_64::X86_64Assembler::andl, in TEST_F()
|
| D | assembler_x86_64.cc | 4052 void X86_64Assembler::andl(CpuRegister dst, CpuRegister src) { in andl() function in art::x86_64::X86_64Assembler
4060 void X86_64Assembler::andl(CpuRegister reg, const Address& address) { in andl() function in art::x86_64::X86_64Assembler
4068 void X86_64Assembler::andl(CpuRegister dst, const Immediate& imm) { in andl() function in art::x86_64::X86_64Assembler
|
| /art/compiler/optimizing/ |
| D | intrinsics_x86.cc | 569 __ andl(out_lo, src_lo); in GenLowestOneBit() local
570 __ andl(out_hi, src_hi); in GenLowestOneBit() local
587 __ andl(out, src.AsRegister<Register>()); in GenLowestOneBit() local
589 __ andl(out, Address(ESP, src.GetStackIndex())); in GenLowestOneBit() local
2215 __ andl(temp, imm_mask); in SwapBits() local
2216 __ andl(reg, imm_mask); in SwapBits() local
4456 __ andl(left, right); in GenerateBitwiseOp() local
|
| D | code_generator_x86.cc | 3807 __ andl(EAX, Immediate(kC2ConditionMask)); in GenerateRemFP() local
3871 __ andl(out, Immediate(abs_imm-1)); in RemByPowerOfTwo() local
8137 __ andl(first.AsRegister<Register>(), second.AsRegister<Register>()); in HandleBitwiseOperation() local
8146 __ andl(first.AsRegister<Register>(), in HandleBitwiseOperation() local
8158 __ andl(first.AsRegister<Register>(), Address(ESP, second.GetStackIndex())); in HandleBitwiseOperation() local
8170 __ andl(first.AsRegisterPairLow<Register>(), second.AsRegisterPairLow<Register>()); in HandleBitwiseOperation() local
8171 __ andl(first.AsRegisterPairHigh<Register>(), second.AsRegisterPairHigh<Register>()); in HandleBitwiseOperation() local
8182 __ andl(first.AsRegisterPairLow<Register>(), Address(ESP, second.GetStackIndex())); in HandleBitwiseOperation() local
8183 __ andl(first.AsRegisterPairHigh<Register>(), in HandleBitwiseOperation() local
8208 __ andl(first_low, low); in HandleBitwiseOperation() local
[all …]
|
| D | intrinsics_x86_64.cc | 2191 __ andl(temp, imm_mask); in SwapBits() local
2192 __ andl(reg, imm_mask); in SwapBits() local
2422 __ andl(out, tmp); in GenOneBit() local
|
| D | code_generator_x86_64.cc | 3794 __ andl(CpuRegister(RAX), Immediate(kC2ConditionMask)); in GenerateRemFP() local
3874 __ andl(out, Immediate(abs_imm-1)); in RemByPowerOfTwo() local
6677 __ andl(out, Immediate(1)); in VisitInstanceOf() local
6864 __ andl(out, Immediate(1)); in VisitInstanceOf() local
7233 __ andl(first.AsRegister<CpuRegister>(), second.AsRegister<CpuRegister>()); in HandleBitwiseOperation() local
7243 __ andl(first.AsRegister<CpuRegister>(), imm); in HandleBitwiseOperation() local
7253 __ andl(first.AsRegister<CpuRegister>(), address); in HandleBitwiseOperation() local
|