| /external/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 736 ATOMIC_LOAD_UMIN, enumerator
|
| D | SelectionDAGNodes.h | 1111 N->getOpcode() == ISD::ATOMIC_LOAD_UMIN ||
1192 N->getOpcode() == ISD::ATOMIC_LOAD_UMIN ||
|
| /external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 881 ATOMIC_LOAD_UMIN, enumerator
|
| D | SelectionDAGNodes.h | 1410 N->getOpcode() == ISD::ATOMIC_LOAD_UMIN ||
1467 N->getOpcode() == ISD::ATOMIC_LOAD_UMIN ||
|
| /external/llvm-project/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 1066 ATOMIC_LOAD_UMIN, enumerator
|
| D | SelectionDAGNodes.h | 1370 N->getOpcode() == ISD::ATOMIC_LOAD_UMIN ||
1427 N->getOpcode() == ISD::ATOMIC_LOAD_UMIN ||
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAGDumper.cpp | 75 case ISD::ATOMIC_LOAD_UMIN: return "AtomicLoadUMin"; in getOperationName()
|
| D | LegalizeIntegerTypes.cpp | 150 case ISD::ATOMIC_LOAD_UMIN: in PromoteIntegerResult()
1345 case ISD::ATOMIC_LOAD_UMIN: in ExpandIntegerResult()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
| D | Mips16ISelLowering.cpp | 141 setOperationAction(ISD::ATOMIC_LOAD_UMIN, MVT::i32, Expand); in Mips16TargetLowering()
|
| /external/llvm-project/llvm/lib/Target/Mips/ |
| D | Mips16ISelLowering.cpp | 141 setOperationAction(ISD::ATOMIC_LOAD_UMIN, MVT::i32, Expand); in Mips16TargetLowering()
|
| /external/llvm/lib/Target/Mips/ |
| D | Mips16ISelLowering.cpp | 142 setOperationAction(ISD::ATOMIC_LOAD_UMIN, MVT::i32, Expand); in Mips16TargetLowering()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAGDumper.cpp | 96 case ISD::ATOMIC_LOAD_UMIN: return "AtomicLoadUMin"; in getOperationName()
|
| D | LegalizeIntegerTypes.cpp | 180 case ISD::ATOMIC_LOAD_UMIN: in PromoteIntegerResult()
1845 case ISD::ATOMIC_LOAD_UMIN: in ExpandIntegerResult()
|
| /external/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAGDumper.cpp | 96 case ISD::ATOMIC_LOAD_UMIN: return "AtomicLoadUMin"; in getOperationName()
|
| D | LegalizeIntegerTypes.cpp | 189 case ISD::ATOMIC_LOAD_UMIN: in PromoteIntegerResult()
2074 case ISD::ATOMIC_LOAD_UMIN: in ExpandIntegerResult()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
| D | TargetLoweringBase.cpp | 476 OP_TO_LIBCALL(ISD::ATOMIC_LOAD_UMIN, SYNC_FETCH_AND_UMIN) in getSYNC()
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | SIISelLowering.cpp | 252 setTargetDAGCombine(ISD::ATOMIC_LOAD_UMIN); in SITargetLowering()
3018 case ISD::ATOMIC_LOAD_UMIN: in PerformDAGCombine()
|
| /external/llvm/lib/CodeGen/ |
| D | TargetLoweringBase.cpp | 751 OP_TO_LIBCALL(ISD::ATOMIC_LOAD_UMIN, SYNC_FETCH_AND_UMIN) in getSYNC()
|
| /external/llvm-project/llvm/lib/Target/AVR/ |
| D | AVRISelLowering.cpp | 141 setOperationAction(ISD::ATOMIC_LOAD_UMIN, VT, Expand); in AVRTargetLowering()
|
| /external/llvm-project/llvm/lib/CodeGen/ |
| D | TargetLoweringBase.cpp | 586 OP_TO_LIBCALL(ISD::ATOMIC_LOAD_UMIN, SYNC_FETCH_AND_UMIN) in getSYNC()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AVR/ |
| D | AVRISelLowering.cpp | 140 setOperationAction(ISD::ATOMIC_LOAD_UMIN, VT, Expand); in AVRTargetLowering()
|
| /external/llvm/include/llvm/Target/ |
| D | TargetSelectionDAG.td | 516 def atomic_load_umin : SDNode<"ISD::ATOMIC_LOAD_UMIN", SDTAtomic2,
|
| /external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Target/ |
| D | TargetSelectionDAG.td | 606 def atomic_load_umin : SDNode<"ISD::ATOMIC_LOAD_UMIN", SDTAtomic2,
|
| /external/llvm-project/llvm/include/llvm/Target/ |
| D | TargetSelectionDAG.td | 615 def atomic_load_umin : SDNode<"ISD::ATOMIC_LOAD_UMIN", SDTAtomic2,
|
| /external/llvm/lib/Target/SystemZ/ |
| D | SystemZISelLowering.cpp | 213 setOperationAction(ISD::ATOMIC_LOAD_UMIN, MVT::i32, Custom); in SystemZTargetLowering()
4551 case ISD::ATOMIC_LOAD_UMIN: in LowerOperation()
|