| /external/vixl/test/aarch32/ |
| D | test-assembler-aarch32.cc | 551 __ Ands(r0, r1, r1); in TEST() local
563 __ Ands(r0, r0, Operand(r1, LSL, 4)); in TEST() local
575 __ Ands(r0, r0, Operand(r1, LSR, 4)); in TEST() local
587 __ Ands(r0, r0, Operand(r1, ASR, 4)); in TEST() local
599 __ Ands(r0, r0, Operand(r1, ROR, 1)); in TEST() local
613 __ Ands(r2, r0, Operand(r1, RRX)); in TEST() local
628 __ Ands(r2, r0, Operand(r1, RRX)); in TEST() local
639 __ Ands(r0, r0, 0xf); in TEST() local
650 __ Ands(r0, r0, 0x80000000); in TEST() local
3281 __ Ands(r0, r0, 0); in TEST() local
|
| D | test-simulator-cond-rd-rn-operand-rm-a32.cc | 121 M(Ands) \
|
| D | test-simulator-cond-rd-rn-operand-rm-t32.cc | 121 M(Ands) \
|
| D | test-simulator-cond-rd-rn-operand-const-a32.cc | 121 M(Ands) \
|
| D | test-simulator-cond-rd-rn-operand-rm-shift-amount-1to31-t32.cc | 121 M(Ands) \
|
| D | test-simulator-cond-rd-rn-operand-const-t32.cc | 121 M(Ands) \
|
| D | test-simulator-cond-rd-rn-operand-rm-shift-amount-1to31-a32.cc | 121 M(Ands) \
|
| D | test-simulator-cond-rd-rn-operand-rm-shift-amount-1to32-t32.cc | 121 M(Ands) \
|
| D | test-simulator-cond-rd-rn-operand-rm-shift-amount-1to32-a32.cc | 121 M(Ands) \
|
| D | test-simulator-cond-rd-rn-operand-rm-shift-rs-a32.cc | 121 M(Ands) \
|
| D | test-disasm-a32.cc | 1592 COMPARE_T32(Ands(r3, r2, Operand(r2, LSR, r2)), in TEST()
|
| /external/vixl/src/aarch64/ |
| D | macro-assembler-aarch64.cc | 756 void MacroAssembler::Ands(const Register& rd, in Ands() function in vixl::aarch64::MacroAssembler
766 Ands(AppropriateZeroRegFor(rn), rn, operand); in Tst()
|
| D | macro-assembler-aarch64.h | 726 void Ands(const Register& rd, const Register& rn, const Operand& operand);
3521 void Ands(const PRegisterWithLaneSize& pd, in Ands() function
|
| /external/vixl/test/aarch64/ |
| D | test-assembler-aarch64.cc | 688 __ Ands(w0, w1, Operand(w1)); in TEST() local
701 __ Ands(w0, w0, Operand(w1, LSR, 4)); in TEST() local
714 __ Ands(x0, x0, Operand(x1, ROR, 1)); in TEST() local
726 __ Ands(w0, w0, Operand(0xf)); in TEST() local
738 __ Ands(w0, w0, Operand(0x80000000)); in TEST() local
|
| D | test-disasm-aarch64.cc | 2870 COMPARE_MACRO(Ands(x0, x0, 0x4242), in TEST()
|
| D | test-assembler-sve-aarch64.cc | 1150 __ Ands(p0.VnB(), p12.Zeroing(), p11.VnB(), p10.VnB()); in TEST_SVE() local
|
| /external/vixl/src/aarch32/ |
| D | macro-assembler-aarch32.h | 1193 Ands(cond, rd, rn, operand); in And()
1204 Ands(cond, rd, rn, operand); in And()
1218 void Ands(Condition cond, Register rd, Register rn, const Operand& operand) { in Ands() function
1228 void Ands(Register rd, Register rn, const Operand& operand) { in Ands() function
1229 Ands(al, rd, rn, operand); in Ands()
|