Home
last modified time | relevance | path

Searched refs:BEGIN_BATCH (Results 1 – 25 of 64) sorted by relevance

123

/external/igt-gpu-tools/tests/i915/
Dgem_exec_bad_domains.c162 BEGIN_BATCH(2, 1);
168 BEGIN_BATCH(2, 1);
176 BEGIN_BATCH(2, 1);
182 BEGIN_BATCH(2, 1);
192 BEGIN_BATCH(4, 2);
207 BEGIN_BATCH(2, 1);
214 BEGIN_BATCH(2, 1);
Dgem_pipe_control_store_loop.c101 BEGIN_BATCH(4, 1); in store_pipe_control_loop()
113 BEGIN_BATCH(4, 1); in store_pipe_control_loop()
121 BEGIN_BATCH(4, 1); in store_pipe_control_loop()
130 BEGIN_BATCH(4, 1); in store_pipe_control_loop()
Dgem_write_read_ring_switch.c108 BEGIN_BATCH(2, 0); in run_test()
117 BEGIN_BATCH(4, 1); in run_test()
124 BEGIN_BATCH(4, 1); in run_test()
Dgem_unfence_active_buffers.c101 BEGIN_BATCH(3, 0);
153 BEGIN_BATCH(3, 0);
Dgem_bad_batch.c47 BEGIN_BATCH(2, 0); in bad_batch()
/external/mesa3d/src/mesa/drivers/dri/i965/
Dbrw_misc_state.c61 BEGIN_BATCH(1); in upload_pipelined_state_pointers()
66 BEGIN_BATCH(7); in upload_pipelined_state_pointers()
292 BEGIN_BATCH(len); in brw_emit_depth_stencil_hiz()
487 BEGIN_BATCH(2); in brw_emit_select_pipeline()
504 BEGIN_BATCH(9); in brw_emit_select_pipeline()
552 BEGIN_BATCH(1); in brw_emit_select_pipeline()
558 BEGIN_BATCH(1); in brw_emit_select_pipeline()
577 BEGIN_BATCH(7); in brw_emit_select_pipeline()
707 BEGIN_BATCH(3); in brw_upload_invariant_state()
713 BEGIN_BATCH(2); in brw_upload_invariant_state()
[all …]
Dhsw_sol.c104 BEGIN_BATCH(9); in tally_prims_written()
127 BEGIN_BATCH(5); in tally_prims_written()
136 BEGIN_BATCH(9); in tally_prims_written()
173 BEGIN_BATCH(1 + 2 * BRW_MAX_XFB_STREAMS); in hsw_begin_transform_feedback()
208 BEGIN_BATCH(3); in hsw_pause_transform_feedback()
235 BEGIN_BATCH(3); in hsw_resume_transform_feedback()
Dhsw_queryobj.c74 BEGIN_BATCH(1 + ARRAY_SIZE(maths)); in mult_gpr0_by_80()
99 BEGIN_BATCH(1 + ARRAY_SIZE(maths)); in keep_gpr0_lower_n_bits()
130 BEGIN_BATCH(batch_len); in shl_gpr0_by_30_bits()
178 BEGIN_BATCH(1 + ARRAY_SIZE(maths)); in gpr0_to_bool()
234 BEGIN_BATCH(1 + ARRAY_SIZE(maths)); in calc_overflow_for_stream()
317 BEGIN_BATCH(5); in hsw_result_to_gpr0()
394 BEGIN_BATCH(1); in set_predicate()
417 BEGIN_BATCH(dwords * cmd_size); in store_query_result_reg()
Dintel_batchbuffer.c637 BEGIN_BATCH(2); in brw_finish_batch()
917 BEGIN_BATCH(1); in intel_batchbuffer_maybe_noop()
1105 BEGIN_BATCH(4 * size); in load_sized_register_mem()
1113 BEGIN_BATCH(3 * size); in load_sized_register_mem()
1153 BEGIN_BATCH(4); in brw_store_register_mem32()
1159 BEGIN_BATCH(3); in brw_store_register_mem32()
1182 BEGIN_BATCH(8); in brw_store_register_mem64()
1191 BEGIN_BATCH(6); in brw_store_register_mem64()
1210 BEGIN_BATCH(3); in brw_load_register_imm32()
1225 BEGIN_BATCH(5); in brw_load_register_imm64()
[all …]
Dbrw_binding_tables.c88 BEGIN_BATCH(2); in brw_upload_binding_table()
251 BEGIN_BATCH(6); in gen4_upload_binding_table_pointers()
281 BEGIN_BATCH(4); in gen6_upload_binding_table_pointers()
Dgen7_sol_state.c113 BEGIN_BATCH(3); in gen7_pause_transform_feedback()
140 BEGIN_BATCH(3); in gen7_resume_transform_feedback()
Dbrw_curbe.c168 BEGIN_BATCH(2); in brw_upload_cs_urb_state()
306 BEGIN_BATCH(2); in brw_upload_constant_buffer()
336 BEGIN_BATCH(2); in brw_upload_constant_buffer()
Dbrw_state_upload.c128 BEGIN_BATCH(2); in brw_upload_gen11_slice_hashing_state()
145 BEGIN_BATCH(2); in brw_upload_gen11_slice_hashing_state()
219 BEGIN_BATCH(5); in brw_upload_initial_gpu_state()
227 BEGIN_BATCH(2); in brw_upload_initial_gpu_state()
240 BEGIN_BATCH(3); in brw_upload_initial_gpu_state()
247 BEGIN_BATCH(3); in brw_upload_initial_gpu_state()
Dgen6_sol.c418 BEGIN_BATCH(4); in brw_begin_transform_feedback()
430 BEGIN_BATCH(4); in brw_begin_transform_feedback()
500 BEGIN_BATCH(4); in brw_resume_transform_feedback()
512 BEGIN_BATCH(4); in brw_resume_transform_feedback()
Dgen8_multisample_state.c36 BEGIN_BATCH(9); in gen8_emit_3dstate_sample_pattern()
/external/mesa3d/src/gallium/drivers/i915/
Di915_blit.c74 if (!BEGIN_BATCH(6)) { in i915_fill_blit()
76 assert(BEGIN_BATCH(6)); in i915_fill_blit()
146 if (!BEGIN_BATCH(8)) { in i915_copy_blit()
148 assert(BEGIN_BATCH(8)); in i915_copy_blit()
Di915_clear.c124 if (!BEGIN_BATCH(1 + 2*(7 + 7))) { in i915_clear_emit()
130 assert(BEGIN_BATCH(1 + 2*(7 + 7))); in i915_clear_emit()
175 if (!BEGIN_BATCH(1 + 7 + 7)) { in i915_clear_emit()
181 assert(BEGIN_BATCH(1 + 7 + 7)); in i915_clear_emit()
Di915_prim_vbuf.c468 if (!BEGIN_BATCH(1 + (nr_indices + 1)/2)) { in draw_arrays_fallback()
476 if (!BEGIN_BATCH(1 + (nr_indices + 1)/2)) { in draw_arrays_fallback()
516 if (!BEGIN_BATCH(2)) { in i915_vbuf_render_draw_arrays()
524 if (!BEGIN_BATCH(2)) { in i915_vbuf_render_draw_arrays()
636 if (!BEGIN_BATCH(1 + (nr_indices + 1)/2)) { in i915_vbuf_render_draw_elements()
644 if (!BEGIN_BATCH(1 + (nr_indices + 1)/2)) { in i915_vbuf_render_draw_elements()
Di915_prim_emit.c147 if (!BEGIN_BATCH( 1 + nr * vertex_size / 4)) { in emit_prim()
154 if (!BEGIN_BATCH( 1 + nr * vertex_size / 4)) { in emit_prim()
/external/mesa3d/src/mesa/drivers/dri/radeon/
Dradeon_ioctl.c100 BEGIN_BATCH(6); in radeonEmitScissor()
111 BEGIN_BATCH(2); in radeonEmitScissor()
134 BEGIN_BATCH(8); in radeonEmitVbufPrim()
153 BEGIN_BATCH(4); in radeonEmitVbufPrim()
236 BEGIN_BATCH(2+ELTS_BUFSZ(align_min_nr)/4); in radeonAllocEltsOpenEnded()
246 BEGIN_BATCH(ELTS_BUFSZ(align_min_nr)/4); in radeonAllocEltsOpenEnded()
288 BEGIN_BATCH(7); in radeonEmitVertexAOS()
319 BEGIN_BATCH(sz+2+(nr * 2)); in radeonEmitAOS()
Dradeon_blit.c84 BEGIN_BATCH(8); in emit_vtx_state()
125 BEGIN_BATCH(18); in emit_tx_setup()
200 BEGIN_BATCH(18); in emit_cb_setup()
288 BEGIN_BATCH(15); in emit_draw_packet()
/external/mesa3d/src/mesa/drivers/dri/r200/
Dr200_blit.c87 BEGIN_BATCH(14); in emit_vtx_state()
154 BEGIN_BATCH(10);
178 BEGIN_BATCH(10);
208 BEGIN_BATCH(34);
281 BEGIN_BATCH(18);
349 BEGIN_BATCH(22);
439 BEGIN_BATCH(14);
Dr200_cmdbuf.c130 BEGIN_BATCH(3); in r200EmitVbufPrim()
142 BEGIN_BATCH(8+2); in r200FireEB()
214 BEGIN_BATCH(2); in r200EmitMaxVtxIndex()
231 BEGIN_BATCH(7); in r200EmitVertexAOS()
250 BEGIN_BATCH(sz+2+ (nr*2)); in r200EmitAOS()
/external/igt-gpu-tools/tools/
Dintel_perf_counters.c335 BEGIN_BATCH(6, 2); in gen5_get_counters()
383 BEGIN_BATCH(3, 1); in gen6_get_counters()
413 BEGIN_BATCH(3, 1); in gen7_get_counters()
/external/igt-gpu-tools/lib/
Dintel_batchbuffer.h105 #define BEGIN_BATCH(n, r) do { \ macro
175 BEGIN_BATCH(8, 2); \
184 BEGIN_BATCH(6, 1); \

123