Home
last modified time | relevance | path

Searched refs:BRW_MAX_MRF (Results 1 – 11 of 11) sorted by relevance

/external/mesa3d/src/intel/compiler/
Dbrw_fs_reg_allocate.cpp527 memset(mrf_used, 0, BRW_MAX_MRF(v->devinfo->gen) * sizeof(bool)); in get_used_mrfs()
589 return BRW_MAX_MRF(s->devinfo->gen) - spill_max_size(s) - 1; in spill_base_mrf()
616 for (int i = spill_base_mrf(fs); i < BRW_MAX_MRF(devinfo->gen); i++) in setup_live_interference()
743 reg -= BRW_MAX_MRF(devinfo->gen) - spill_base_mrf(fs); in setup_inst_interference()
817 for (int i = 0; i < BRW_MAX_MRF(devinfo->gen); i++) { in build_interference_graph()
1147 bool mrf_used[BRW_MAX_MRF(devinfo->gen)]; in spill_reg()
1150 for (int i = spill_base_mrf(fs); i < BRW_MAX_MRF(devinfo->gen); i++) { in spill_reg()
Dbrw_schedule_instructions.cpp1092 schedule_node *last_mrf_write[BRW_MAX_MRF(v->devinfo->gen)]; in calculate_deps()
1353 schedule_node *last_mrf_write[BRW_MAX_MRF(v->devinfo->gen)]; in calculate_deps()
Dbrw_reg.h73 #define BRW_MAX_MRF(gen) (gen == 6 ? 24 : 16) macro
Dbrw_fs_generator.cpp64 assert((reg->nr & ~BRW_MRF_COMPR4) < BRW_MAX_MRF(devinfo->gen)); in brw_reg_from_fs_reg()
2010 assert(inst->base_mrf + inst->mlen <= BRW_MAX_MRF(devinfo->gen)); in generate_code()
Dbrw_eu_emit.c94 assert((dest.nr & ~BRW_MRF_COMPR4) < BRW_MAX_MRF(devinfo->gen)); in brw_set_dest()
214 assert((reg.nr & ~BRW_MRF_COMPR4) < BRW_MAX_MRF(devinfo->gen)); in brw_set_src0()
2616 assert(msg_length < BRW_MAX_MRF(devinfo->gen)); in brw_urb_WRITE()
Dbrw_vec4_generator.cpp1534 assert(inst->base_mrf + inst->mlen <= BRW_MAX_MRF(devinfo->gen)); in generate_code()
Dbrw_vec4.cpp2122 assert((reg.nr & ~BRW_MRF_COMPR4) < BRW_MAX_MRF(devinfo->gen)); in convert_to_hw_regs()
Dbrw_fs.cpp3395 fs_inst *last_mrf_move[BRW_MAX_MRF(devinfo->gen)]; in remove_duplicate_mrf_writes()
3555 bool needs_dep[BRW_MAX_MRF(devinfo->gen)]; in insert_gen4_pre_send_dependency_workarounds()
3626 bool needs_dep[BRW_MAX_MRF(devinfo->gen)]; in insert_gen4_post_send_dependency_workarounds()
/external/igt-gpu-tools/assembler/
Dbrw_reg.h68 #define BRW_MAX_MRF 16 macro
194 assert((nr & ~(1 << 7)) < BRW_MAX_MRF); in brw_reg()
582 assert((nr & ~(1 << 7)) < BRW_MAX_MRF); in brw_message_reg()
Dbrw_eu_emit.c2352 assert(msg_length < BRW_MAX_MRF); in brw_urb_WRITE()
/external/mesa3d/docs/relnotes/
D11.1.0.rst191 [ILK,G45,regression] New assertion on BRW_MAX_MRF breaks ilk and g45