Searched refs:BRW_OPCODE_DPH (Results 1 – 13 of 13) sorted by relevance
/external/mesa3d/src/intel/compiler/ |
D | brw_shader.cpp | 963 case BRW_OPCODE_DPH: in can_do_saturate() 1011 case BRW_OPCODE_DPH: in can_do_cmod()
|
D | brw_vec4_copy_propagation.cpp | 193 case BRW_OPCODE_DPH: in try_constant_propagate()
|
D | brw_eu_defines.h | 273 BRW_OPCODE_DPH, enumerator
|
D | brw_eu.cpp | 687 { BRW_OPCODE_DPH, 85, "dph", 2, 1, GEN_LT(GEN11) },
|
D | brw_vec4.cpp | 534 case BRW_OPCODE_DPH: /* FINISHME: DPH reads only three channels of src0, in opt_reduce_swizzle() 660 case BRW_OPCODE_DPH: in pack_uniform_registers() 1184 if (opcode != BRW_OPCODE_DP4 && opcode != BRW_OPCODE_DPH && in reswizzle()
|
D | brw_ir_performance.cpp | 481 case BRW_OPCODE_DPH: in instruction_desc()
|
D | brw_vec4_nir.cpp | 1877 inst = emit(BRW_OPCODE_DPH, dst, op[0], op[1]); in nir_emit_alu()
|
D | brw_vec4_generator.cpp | 1601 case BRW_OPCODE_DPH: in generate_code()
|
/external/igt-gpu-tools/assembler/ |
D | lex.l | 115 "dph" { yylval.integer = BRW_OPCODE_DPH; return DPH; }
|
D | brw_defines.h | 697 BRW_OPCODE_DPH = 85, enumerator
|
D | brw_disasm.c | 53 [BRW_OPCODE_DPH] = { .name = "dph", .nsrc = 2, .ndst = 1 },
|
/external/mesa3d/src/intel/tools/ |
D | i965_lex.l | 77 dph { yylval.integer = BRW_OPCODE_DPH; return DPH; }
|
D | i965_gram.y | 177 case BRW_OPCODE_DPH: in i965_asm_binary_instruction()
|