| /external/mesa3d/src/intel/compiler/ |
| D | brw_dead_control_flow.cpp | 65 prev_inst->opcode == BRW_OPCODE_IF) { in dead_control_flow_eliminate()
102 prev_inst->opcode == BRW_OPCODE_IF) { in dead_control_flow_eliminate()
|
| D | test_fs_scoreboard.cpp | 571 bld.emit(BRW_OPCODE_IF); in TEST_F()
604 bld.emit(BRW_OPCODE_IF); in TEST_F()
634 bld.emit(BRW_OPCODE_IF); in TEST_F()
667 bld.emit(BRW_OPCODE_IF); in TEST_F()
700 bld.emit(BRW_OPCODE_IF); in TEST_F()
738 bld.emit(BRW_OPCODE_IF); in TEST_F()
783 bld.emit(BRW_OPCODE_IF); in TEST_F()
833 bld.emit(BRW_OPCODE_IF); in TEST_F()
|
| D | brw_cfg.cpp | 112 return op == BRW_OPCODE_IF || in ends_block()
198 case BRW_OPCODE_IF: in cfg_t()
254 assert(cur_if->end()->opcode == BRW_OPCODE_IF); in cfg_t()
|
| D | brw_predicated_break.cpp | 74 if (if_inst->opcode != BRW_OPCODE_IF) in opt_predicated_break()
|
| D | brw_fs_sel_peephole.cpp | 136 if (if_inst->opcode != BRW_OPCODE_IF) in opt_peephole_sel()
|
| D | brw_vec4_builder.h | 479 return set_predicate(predicate, emit(BRW_OPCODE_IF)); in IF()
491 emit(BRW_OPCODE_IF, in IF()
|
| D | brw_disasm.c | 41 return opcode == BRW_OPCODE_IF || in brw_has_jip()
56 return (devinfo->gen >= 7 && opcode == BRW_OPCODE_IF) || in brw_has_uip()
69 return opcode == BRW_OPCODE_IF || in has_branch_ctrl()
1736 opcode != BRW_OPCODE_IF && in brw_disassemble_inst()
1781 } else if (devinfo->gen < 6 && (opcode == BRW_OPCODE_IF || in brw_disassemble_inst()
|
| D | brw_cfg.h | 195 return op == BRW_OPCODE_IF || in bblock_ends_with_control_flow()
|
| D | brw_ir_vec4.h | 336 opcode != BRW_OPCODE_IF && in writes_flag()
|
| D | brw_fs_lower_regioning.cpp | 240 inst->opcode == BRW_OPCODE_IF || in has_inconsistent_cmod()
|
| D | brw_eu_defines.h | 228 BRW_OPCODE_IF, enumerator
|
| D | brw_fs_builder.h | 642 return set_predicate(predicate, emit(BRW_OPCODE_IF)); in IF()
|
| D | brw_eu_emit.c | 1403 insn = next_insn(p, BRW_OPCODE_IF); in brw_IF()
1452 insn = next_insn(p, BRW_OPCODE_IF); in gen6_IF()
1481 assert(if_inst != NULL && brw_inst_opcode(devinfo, if_inst) == BRW_OPCODE_IF); in convert_IF_ELSE_to_ADD()
1533 assert(if_inst != NULL && brw_inst_opcode(devinfo, if_inst) == BRW_OPCODE_IF); in patch_IF_ELSE()
2867 case BRW_OPCODE_IF: in brw_find_next_block_end()
|
| D | brw_eu.cpp | 640 { BRW_OPCODE_IF, 34, "if", 0, 0, GEN_ALL },
|
| D | brw_shader.cpp | 917 case BRW_OPCODE_IF: in is_control_flow()
|
| D | brw_vec4_visitor.cpp | 198 inst = new(mem_ctx) vec4_instruction(BRW_OPCODE_IF); in ALU1()
216 inst = new(mem_ctx) vec4_instruction(BRW_OPCODE_IF, dst_null_d(), in IF()
|
| D | brw_fs_copy_propagation.cpp | 803 case BRW_OPCODE_IF: in try_constant_propagate()
|
| /external/mesa3d/src/intel/tools/ |
| D | i965_asm.c | 149 case BRW_OPCODE_IF: in i965_postprocess_labels()
170 case BRW_OPCODE_IF: in i965_postprocess_labels()
|
| D | i965_lex.l | 88 if { yylval.integer = BRW_OPCODE_IF; return IF; }
|
| /external/igt-gpu-tools/assembler/ |
| D | brw_eu_compact.c | 458 if (src->header.opcode == BRW_OPCODE_IF || in brw_try_compact_instruction()
756 case BRW_OPCODE_IF: in brw_compact_instructions()
|
| D | brw_disasm.c | 74 [BRW_OPCODE_IF] = { .name = "if", .nsrc = 2, .ndst = 0 },
1082 inst->header.opcode != BRW_OPCODE_IF && in brw_disasm()
1119 } else if (gen == 6 && (inst->header.opcode == BRW_OPCODE_IF || in brw_disasm()
1127 (gen == 7 && inst->header.opcode == BRW_OPCODE_IF)) { in brw_disasm()
|
| D | lex.l | 138 "if" { yylval.integer = BRW_OPCODE_IF; return IF; }
|
| D | brw_eu_emit.c | 1178 insn = next_insn(p, BRW_OPCODE_IF); in brw_IF()
1222 insn = next_insn(p, BRW_OPCODE_IF); in gen6_IF()
1257 assert(if_inst != NULL && if_inst->header.opcode == BRW_OPCODE_IF); in convert_IF_ELSE_to_ADD()
1311 assert(if_inst != NULL && if_inst->header.opcode == BRW_OPCODE_IF); in patch_IF_ELSE()
|
| D | brw_defines.h | 658 BRW_OPCODE_IF = 34, enumerator
|
| D | gen8_disasm.c | 902 } else if (opcode == BRW_OPCODE_IF || in gen8_disassemble()
|