/external/mesa3d/src/intel/compiler/ |
D | test_fs_scoreboard.cpp | 484 EXPECT_EQ(mul->opcode, BRW_OPCODE_MUL); in TEST_F() 520 EXPECT_EQ(mul->opcode, BRW_OPCODE_MUL); in TEST_F() 557 EXPECT_EQ(mul->opcode, BRW_OPCODE_MUL); in TEST_F() 588 EXPECT_EQ(mul->opcode, BRW_OPCODE_MUL); in TEST_F() 621 EXPECT_EQ(mul->opcode, BRW_OPCODE_MUL); in TEST_F() 654 EXPECT_EQ(mul->opcode, BRW_OPCODE_MUL); in TEST_F() 687 EXPECT_EQ(mul->opcode, BRW_OPCODE_MUL); in TEST_F() 725 EXPECT_EQ(mul->opcode, BRW_OPCODE_MUL); in TEST_F() 770 EXPECT_EQ(mul->opcode, BRW_OPCODE_MUL); in TEST_F() 815 EXPECT_EQ(mul->opcode, BRW_OPCODE_MUL); in TEST_F() [all …]
|
D | brw_fs_saturate_propagation.cpp | 90 if (scan_inst->opcode == BRW_OPCODE_MUL) { in opt_saturate_propagation_local()
|
D | brw_vec4_copy_propagation.cpp | 206 case BRW_OPCODE_MUL: in try_constant_propagate() 220 if ((inst->opcode == BRW_OPCODE_MUL || in try_constant_propagate()
|
D | brw_fs_cse.cpp | 63 case BRW_OPCODE_MUL: in is_expression() 126 } else if (a->opcode == BRW_OPCODE_MUL && a->dst.type == BRW_REGISTER_TYPE_F) { in operands_match()
|
D | brw_fs_lower_regioning.cpp | 260 inst->opcode != BRW_OPCODE_MUL || in lower_src_modifiers() 382 assert(inst->opcode != BRW_OPCODE_MUL || !inst->dst.is_accumulator() || in lower_dst_region()
|
D | brw_shader.cpp | 854 case BRW_OPCODE_MUL: in is_commutative() 972 case BRW_OPCODE_MUL: in can_do_saturate() 1022 case BRW_OPCODE_MUL: in can_do_cmod()
|
D | test_fs_saturate_propagation.cpp | 348 EXPECT_EQ(BRW_OPCODE_MUL, instruction(block0, 0)->opcode); in TEST_F() 474 EXPECT_EQ(BRW_OPCODE_MUL, instruction(block0, 0)->opcode); in TEST_F() 516 EXPECT_EQ(BRW_OPCODE_MUL, instruction(block0, 0)->opcode); in TEST_F() 715 EXPECT_EQ(BRW_OPCODE_MUL, instruction(block0, 0)->opcode); in TEST_F()
|
D | test_vec4_cmod_propagation.cpp | 621 EXPECT_EQ(BRW_OPCODE_MUL, instruction(block0, 0)->opcode); in TEST_F() 656 EXPECT_EQ(BRW_OPCODE_MUL, instruction(block0, 0)->opcode); in TEST_F() 819 EXPECT_EQ(BRW_OPCODE_MUL, instruction(block0, 0)->opcode); in TEST_F()
|
D | brw_vec4_cmod_propagation.cpp | 321 scan_inst->opcode == BRW_OPCODE_MUL) in opt_cmod_propagation_local()
|
D | brw_fs_cmod_propagation.cpp | 448 scan_inst->opcode == BRW_OPCODE_MUL) in opt_cmod_propagation_local()
|
D | brw_vec4_cse.cpp | 64 case BRW_OPCODE_MUL: in is_expression()
|
D | brw_ir_performance.cpp | 147 if ((inst->opcode == BRW_OPCODE_MUL || inst->opcode == BRW_OPCODE_MAD) && in instruction_info() 170 if ((inst->opcode == BRW_OPCODE_MUL || inst->opcode == BRW_OPCODE_MAD) && in instruction_info() 379 case BRW_OPCODE_MUL: in instruction_desc()
|
D | brw_fs_copy_propagation.cpp | 768 case BRW_OPCODE_MUL: in try_constant_propagate() 790 if (((inst->opcode == BRW_OPCODE_MUL && in try_constant_propagate()
|
D | brw_fs_combine_constants.cpp | 58 case BRW_OPCODE_MUL: in could_coissue()
|
D | brw_ir_fs.h | 561 ((inst->opcode == BRW_OPCODE_MUL && in has_dst_aligned_region_restriction()
|
D | brw_eu_defines.h | 255 BRW_OPCODE_MUL, enumerator
|
D | brw_eu_validate.c | 1764 brw_inst_opcode(devinfo, inst) == BRW_OPCODE_MUL && in special_requirements_for_handling_double_precision_data_types() 1921 brw_inst_opcode(devinfo, inst) == BRW_OPCODE_MUL) { in instruction_restrictions()
|
D | brw_eu.cpp | 669 { BRW_OPCODE_MUL, 65, "mul", 2, 1, GEN_ALL },
|
D | test_eu_validate.cpp | 2299 assert(inst[i].opcode == BRW_OPCODE_MUL); in TEST_P() 2431 assert(inst[i].opcode == BRW_OPCODE_MUL); in TEST_P() 2579 assert(inst[i].opcode == BRW_OPCODE_MUL); in TEST_P() 2796 assert(inst[i].opcode == BRW_OPCODE_MUL); in TEST_P()
|
D | brw_vec4.cpp | 861 case BRW_OPCODE_MUL: in opt_algebraic() 2530 mul->opcode = BRW_OPCODE_MUL; in lower_64bit_mad_to_mul_add()
|
/external/igt-gpu-tools/assembler/ |
D | lex.l | 108 "mul" { yylval.integer = BRW_OPCODE_MUL; return MUL; }
|
D | brw_defines.h | 679 BRW_OPCODE_MUL = 65, enumerator
|
D | brw_disasm.c | 44 [BRW_OPCODE_MUL] = { .name = "mul", .nsrc = 2, .ndst = 1 },
|
/external/mesa3d/src/intel/tools/ |
D | i965_lex.l | 101 mul { yylval.integer = BRW_OPCODE_MUL; return MUL; }
|
D | i965_gram.y | 240 case BRW_OPCODE_MUL: in i965_asm_binary_instruction()
|