Searched refs:BRW_OPCODE_NOP (Results 1 – 19 of 19) sorted by relevance
/external/mesa3d/src/intel/compiler/ |
D | brw_vec4_dead_code_eliminate.cpp | 120 inst->opcode = BRW_OPCODE_NOP; in dead_code_eliminate() 135 inst->opcode = BRW_OPCODE_NOP; in dead_code_eliminate() 157 if (inst->opcode == BRW_OPCODE_NOP) { in dead_code_eliminate()
|
D | brw_fs_dead_code_eliminate.cpp | 107 inst->opcode = BRW_OPCODE_NOP; in dead_code_eliminate() 123 if (inst->opcode == BRW_OPCODE_NOP) { in dead_code_eliminate()
|
D | brw_fs_register_coalesce.cpp | 208 inst->opcode = BRW_OPCODE_NOP; in register_coalesce() 284 mov[i]->opcode = BRW_OPCODE_NOP; in register_coalesce() 332 if (inst->opcode == BRW_OPCODE_NOP) { in register_coalesce()
|
D | brw_eu.cpp | 696 { BRW_OPCODE_NOP, 126, "nop", 0, 0, GEN_LT(GEN12) }, 697 { BRW_OPCODE_NOP, 96, "nop", 0, 0, GEN_GE(GEN12) }
|
D | brw_eu_defines.h | 282 BRW_OPCODE_NOP, enumerator
|
D | brw_shader.cpp | 1061 ((opcode >= BRW_OPCODE_ADD && opcode < BRW_OPCODE_NOP) || in writes_accumulator_implicitly()
|
D | brw_disasm.c | 1744 if (opcode != BRW_OPCODE_NOP && opcode != BRW_OPCODE_NENOP) { in brw_disassemble_inst() 2123 if (opcode != BRW_OPCODE_NOP && opcode != BRW_OPCODE_NENOP) { in brw_disassemble_inst()
|
D | brw_ir_performance.cpp | 328 case BRW_OPCODE_NOP: in instruction_desc()
|
D | brw_eu_emit.c | 1311 brw_inst *insn = next_insn(p, BRW_OPCODE_NOP); in brw_NOP() 1313 brw_inst_set_opcode(p->devinfo, insn, BRW_OPCODE_NOP); in brw_NOP()
|
D | brw_eu_compact.c | 2442 devinfo, align, brw_opcode_encode(devinfo, BRW_OPCODE_NOP)); in brw_compact_instructions()
|
D | brw_fs.cpp | 94 init(BRW_OPCODE_NOP, 8, dst, NULL, 0); in fs_inst()
|
/external/igt-gpu-tools/assembler/ |
D | brw_eu_compact.c | 723 align->dw0.opcode = BRW_OPCODE_NOP; in brw_compact_instructions() 786 align->dw0.opcode = BRW_OPCODE_NOP; in brw_compact_instructions()
|
D | main.c | 401 tmp_entry->insn.gen.header.opcode = BRW_OPCODE_NOP; in main()
|
D | gen8_disasm.c | 875 if (opcode != BRW_OPCODE_NOP) { in gen8_disassemble() 968 if (opcode != BRW_OPCODE_NOP) { in gen8_disassemble()
|
D | brw_disasm.c | 72 [BRW_OPCODE_NOP] = { .name = "nop", .nsrc = 0, .ndst = 0 }, 1090 if (inst->header.opcode != BRW_OPCODE_NOP) { in brw_disasm() 1310 if (inst->header.opcode != BRW_OPCODE_NOP) { in brw_disasm()
|
D | lex.l | 136 "nop" { yylval.integer = BRW_OPCODE_NOP; return NOP; }
|
D | brw_defines.h | 705 BRW_OPCODE_NOP = 126, enumerator
|
D | brw_eu_emit.c | 1087 struct brw_instruction *insn = next_insn(p, BRW_OPCODE_NOP); in brw_NOP()
|
/external/mesa3d/src/intel/tools/ |
D | i965_lex.l | 105 nop { yylval.integer = BRW_OPCODE_NOP; return NOP; }
|