Home
last modified time | relevance | path

Searched refs:BitsFrom (Results 1 – 3 of 3) sorted by relevance

/external/llvm/lib/Target/AMDGPU/
DAMDGPUISelLowering.cpp2653 SDValue BitsFrom = N->getOperand(0); in PerformDAGCombine() local
2662 unsigned OpSignBits = DAG.ComputeNumSignBits(BitsFrom); in PerformDAGCombine()
2664 return BitsFrom; in PerformDAGCombine()
2674 return DAG.getNode(ISD::SIGN_EXTEND_INREG, DL, MVT::i32, BitsFrom, in PerformDAGCombine()
2678 return DAG.getZeroExtendInReg(BitsFrom, DL, SmallVT); in PerformDAGCombine()
2681 if (ConstantSDNode *CVal = dyn_cast<ConstantSDNode>(BitsFrom)) { in PerformDAGCombine()
2700 BitsFrom, ShiftVal); in PerformDAGCombine()
2703 if (BitsFrom.hasOneUse()) { in PerformDAGCombine()
2712 if (TLO.ShrinkDemandedConstant(BitsFrom, Demanded) || in PerformDAGCombine()
2713 TLI.SimplifyDemandedBits(BitsFrom, Demanded, in PerformDAGCombine()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DAMDGPUISelLowering.cpp4030 SDValue BitsFrom = N->getOperand(0); in PerformDAGCombine() local
4039 unsigned OpSignBits = DAG.ComputeNumSignBits(BitsFrom); in PerformDAGCombine()
4041 return BitsFrom; in PerformDAGCombine()
4051 return DAG.getNode(ISD::SIGN_EXTEND_INREG, DL, MVT::i32, BitsFrom, in PerformDAGCombine()
4055 return DAG.getZeroExtendInReg(BitsFrom, DL, SmallVT); in PerformDAGCombine()
4058 if (ConstantSDNode *CVal = dyn_cast<ConstantSDNode>(BitsFrom)) { in PerformDAGCombine()
4078 BitsFrom, ShiftVal); in PerformDAGCombine()
4081 if (BitsFrom.hasOneUse()) { in PerformDAGCombine()
4090 if (TLI.ShrinkDemandedConstant(BitsFrom, Demanded, TLO) || in PerformDAGCombine()
4091 TLI.SimplifyDemandedBits(BitsFrom, Demanded, Known, TLO)) { in PerformDAGCombine()
/external/llvm-project/llvm/lib/Target/AMDGPU/
DAMDGPUISelLowering.cpp4012 SDValue BitsFrom = N->getOperand(0); in PerformDAGCombine() local
4021 unsigned OpSignBits = DAG.ComputeNumSignBits(BitsFrom); in PerformDAGCombine()
4023 return BitsFrom; in PerformDAGCombine()
4033 return DAG.getNode(ISD::SIGN_EXTEND_INREG, DL, MVT::i32, BitsFrom, in PerformDAGCombine()
4037 return DAG.getZeroExtendInReg(BitsFrom, DL, SmallVT); in PerformDAGCombine()
4040 if (ConstantSDNode *CVal = dyn_cast<ConstantSDNode>(BitsFrom)) { in PerformDAGCombine()
4060 BitsFrom, ShiftVal); in PerformDAGCombine()
4063 if (BitsFrom.hasOneUse()) { in PerformDAGCombine()
4072 if (TLI.ShrinkDemandedConstant(BitsFrom, Demanded, TLO) || in PerformDAGCombine()
4073 TLI.SimplifyDemandedBits(BitsFrom, Demanded, Known, TLO)) { in PerformDAGCombine()