Home
last modified time | relevance | path

Searched refs:C30 (Results 1 – 25 of 63) sorted by relevance

123

/external/linux-kselftest/tools/testing/selftests/bpf/progs/
Dtest_verif_scale1.c26 #define C30 C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C; in balancer_ingress() macro
27 C30;C30;C30; /* 90 calls */ in balancer_ingress()
Dtest_verif_scale2.c26 #define C30 C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C; in balancer_ingress() macro
27 C30;C30;C30; /* 90 calls */ in balancer_ingress()
Dtest_verif_scale3.c26 #define C30 C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C;C; in balancer_ingress() macro
27 C30;C30;C30; /* 90 calls */ in balancer_ingress()
/external/llvm-project/clang/test/Coverage/
Dast-print-temp-class.cpp61 template<typename T> class C30;
62 template<> class C30<long>;
63 template<> class C30<long*>;
64 extern C30<int> c30;
/external/python/cpython3/PC/icons/
Dpythonw.svg1 …z" id="iconFg"/><g id="colorImportance"><path class="st3" d="M31.618 18.912C30.984 16.356 29.49 16…
/external/llvm-project/llvm/lib/Target/Sparc/
DSparcRegisterInfo.td243 def C30 : Ri< 30, "C30">;
317 def C30_C31 : Rdi<30, "C30", [C30, C31]>;
/external/llvm/lib/Target/Sparc/
DSparcRegisterInfo.td244 def C30 : Ri< 30, "C30">;
318 def C30_C31 : Rdi<30, "C30", [C30, C31]>;
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Sparc/
DSparcRegisterInfo.td243 def C30 : Ri< 30, "C30">;
317 def C30_C31 : Rdi<30, "C30", [C30, C31]>;
/external/llvm-project/llvm/test/CodeGen/AMDGPU/GlobalISel/
Dlegalize-implicit-def-s1025.mir284 ; TAHITI: [[C30:%[0-9]+]]:_(s32) = G_CONSTANT i32 30
285 ; TAHITI: [[SHL29:%[0-9]+]]:_(s32) = G_SHL [[AND60]], [[C30]](s32)
420 ; FIJI: [[C30:%[0-9]+]]:_(s32) = G_CONSTANT i32 15
421 ; FIJI: [[SHL14:%[0-9]+]]:_(s32) = G_SHL [[AND15]], [[C30]](s32)
Dlegalize-unmerge-values.mir783 ; CHECK: [[C30:%[0-9]+]]:_(s32) = G_CONSTANT i32 31
784 ; CHECK: [[LSHR30:%[0-9]+]]:_(s32) = G_LSHR [[COPY]], [[C30]](s32)
869 ; CHECK: [[C30:%[0-9]+]]:_(s32) = G_CONSTANT i32 31
870 ; CHECK: [[LSHR30:%[0-9]+]]:_(s32) = G_LSHR [[COPY]], [[C30]](s32)
Dlegalize-extract-vector-elt.mir1580 ; CHECK: [[C30:%[0-9]+]]:_(s32) = G_CONSTANT i32 112
1581 ; CHECK: [[PTR_ADD30:%[0-9]+]]:_(p5) = G_PTR_ADD [[FRAME_INDEX]], [[C30]](s32)
1805 ; CHECK: [[C30:%[0-9]+]]:_(s32) = G_CONSTANT i32 112
1806 ; CHECK: [[PTR_ADD30:%[0-9]+]]:_(p5) = G_PTR_ADD [[FRAME_INDEX]], [[C30]](s32)
1996 ; CHECK: [[C30:%[0-9]+]]:_(s32) = G_CONSTANT i32 31
1997 ; CHECK: [[LSHR30:%[0-9]+]]:_(s32) = G_LSHR [[COPY]], [[C30]](s32)
2122 ; CHECK: [[SHL30:%[0-9]+]]:_(s32) = G_SHL [[AND31]], [[C30]](s32)
2124 ; CHECK: [[AND32:%[0-9]+]]:_(s32) = G_AND [[COPY1]], [[C30]]
Dlegalize-merge-values.mir865 ; CHECK: [[C30:%[0-9]+]]:_(s32) = G_CONSTANT i32 30
866 ; CHECK: [[SHL29:%[0-9]+]]:_(s32) = G_SHL [[AND30]], [[C30]](s32)
993 ; CHECK: [[SHL60:%[0-9]+]]:_(s32) = G_SHL [[AND62]], [[C30]](s32)
1092 ; CHECK: [[SHL91:%[0-9]+]]:_(s32) = G_SHL [[COPY94]], [[C30]](s32)
Dlegalize-insert-vector-elt.mir503 ; CHECK: [[C30:%[0-9]+]]:_(s32) = G_CONSTANT i32 108
504 ; CHECK: [[PTR_ADD29:%[0-9]+]]:_(p5) = G_PTR_ADD [[FRAME_INDEX]], [[C30]](s32)
/external/icu/icu4c/source/data/unidata/
DDerivedCoreProperties.txt764 2C30..2C5E ; Alphabetic
1192 11C30..11C36 ; Alphabetic
1801 2C30..2C5E ; Lowercase
2765 2C30..2C5E ; Cased
3251 11C30..11C36 ; Case_Ignorable
4366 2C30..2C5E ; Changes_When_Uppercased
4994 2C30..2C5E ; Changes_When_Titlecased
5897 2C30..2C5E ; Changes_When_Casemapped
6246 2C30..2C5E ; ID_Start
7247 2C30..2C5E ; ID_Continue
[all …]
/external/llvm/lib/Target/Sparc/Disassembler/
DSparcDisassembler.cpp141 SP::C28, SP::C29, SP::C30, SP::C31
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Sparc/Disassembler/
DSparcDisassembler.cpp134 SP::C28, SP::C29, SP::C30, SP::C31
/external/llvm-project/llvm/lib/Target/Sparc/Disassembler/
DSparcDisassembler.cpp134 SP::C28, SP::C29, SP::C30, SP::C31
/external/llvm/lib/Target/Sparc/AsmParser/
DSparcAsmParser.cpp161 Sparc::C28, Sparc::C29, Sparc::C30, Sparc::C31 };
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Sparc/AsmParser/
DSparcAsmParser.cpp188 Sparc::C28, Sparc::C29, Sparc::C30, Sparc::C31 };
/external/llvm-project/llvm/lib/Target/Sparc/AsmParser/
DSparcAsmParser.cpp190 Sparc::C28, Sparc::C29, Sparc::C30, Sparc::C31 };
/external/llvm-project/llvm/test/CodeGen/AArch64/GlobalISel/
Darm64-irtranslator-switch.ll262 ; CHECK: [[C30:%[0-9]+]]:_(s32) = G_CONSTANT i32 34
495 ; CHECK: [[ICMP30:%[0-9]+]]:_(s1) = G_ICMP intpred(eq), [[COPY1]](s32), [[C30]]
/external/llvm-project/llvm/test/Transforms/SLPVectorizer/X86/
Darith-mul-umulo.ll378 ; CHECK-NEXT: [[C30:%.*]] = call { i16, i1 } @llvm.umul.with.overflow.i16(i16 [[A30]], i16 [[B30…
410 ; CHECK-NEXT: [[R30:%.*]] = extractvalue { i16, i1 } [[C30]], 0
769 ; CHECK-NEXT: [[C30:%.*]] = call { i8, i1 } @llvm.umul.with.overflow.i8(i8 [[A30]], i8 [[B30]])
833 ; CHECK-NEXT: [[R30:%.*]] = extractvalue { i8, i1 } [[C30]], 0
Darith-add-uaddo.ll378 ; CHECK-NEXT: [[C30:%.*]] = call { i16, i1 } @llvm.uadd.with.overflow.i16(i16 [[A30]], i16 [[B30…
410 ; CHECK-NEXT: [[R30:%.*]] = extractvalue { i16, i1 } [[C30]], 0
769 ; CHECK-NEXT: [[C30:%.*]] = call { i8, i1 } @llvm.uadd.with.overflow.i8(i8 [[A30]], i8 [[B30]])
833 ; CHECK-NEXT: [[R30:%.*]] = extractvalue { i8, i1 } [[C30]], 0
Darith-mul-smulo.ll378 ; CHECK-NEXT: [[C30:%.*]] = call { i16, i1 } @llvm.smul.with.overflow.i16(i16 [[A30]], i16 [[B30…
410 ; CHECK-NEXT: [[R30:%.*]] = extractvalue { i16, i1 } [[C30]], 0
769 ; CHECK-NEXT: [[C30:%.*]] = call { i8, i1 } @llvm.smul.with.overflow.i8(i8 [[A30]], i8 [[B30]])
833 ; CHECK-NEXT: [[R30:%.*]] = extractvalue { i8, i1 } [[C30]], 0
Darith-sub-usubo.ll378 ; CHECK-NEXT: [[C30:%.*]] = call { i16, i1 } @llvm.usub.with.overflow.i16(i16 [[A30]], i16 [[B30…
410 ; CHECK-NEXT: [[R30:%.*]] = extractvalue { i16, i1 } [[C30]], 0
769 ; CHECK-NEXT: [[C30:%.*]] = call { i8, i1 } @llvm.usub.with.overflow.i8(i8 [[A30]], i8 [[B30]])
833 ; CHECK-NEXT: [[R30:%.*]] = extractvalue { i8, i1 } [[C30]], 0

123