Home
last modified time | relevance | path

Searched refs:COND2 (Results 1 – 25 of 37) sorted by relevance

12

/external/llvm-project/llvm/test/Transforms/Util/
Dlibcalls-shrinkwrap-double.ll12 ; CHECK: [[COND2:%[0-9]+]] = fcmp ogt double %value, 7.100000e+02
13 ; CHECK: [[COND:%[0-9]+]] = or i1 [[COND2]], [[COND1]]
22 ; CHECK: [[COND2:%[0-9]+]] = fcmp ogt double %value, 7.090000e+02
23 ; CHECK: [[COND:%[0-9]+]] = or i1 [[COND2]], [[COND1]]
32 ; CHECK: [[COND2:%[0-9]+]] = fcmp ogt double %value, 1.023000e+03
33 ; CHECK: [[COND:%[0-9]+]] = or i1 [[COND2]], [[COND1]]
42 ; CHECK: [[COND2:%[0-9]+]] = fcmp ogt double %value, 7.100000e+02
43 ; CHECK: [[COND:%[0-9]+]] = or i1 [[COND2]], [[COND1]]
71 ; CHECK: [[COND2:%[0-9]+]] = fcmp olt double %value, -1.000000e+00
72 ; CHECK: [[COND:%[0-9]+]] = or i1 [[COND2]], [[COND1]]
[all …]
Dlibcalls-shrinkwrap-float.ll12 ; CHECK: [[COND2:%[0-9]+]] = fcmp ogt float %value, 8.900000e+01
13 ; CHECK: [[COND:%[0-9]+]] = or i1 [[COND2]], [[COND1]]
22 ; CHECK: [[COND2:%[0-9]+]] = fcmp ogt float %value, 8.800000e+01
23 ; CHECK: [[COND:%[0-9]+]] = or i1 [[COND2]], [[COND1]]
32 ; CHECK: [[COND2:%[0-9]+]] = fcmp ogt float %value, 1.270000e+02
33 ; CHECK: [[COND:%[0-9]+]] = or i1 [[COND2]], [[COND1]]
42 ; CHECK: [[COND2:%[0-9]+]] = fcmp ogt float %value, 8.900000e+01
43 ; CHECK: [[COND:%[0-9]+]] = or i1 [[COND2]], [[COND1]]
72 ; CHECK: [[COND2:%[0-9]+]] = fcmp olt float %value, -1.000000e+00
73 ; CHECK: [[COND:%[0-9]+]] = or i1 [[COND2]], [[COND1]]
[all …]
Dlibcalls-shrinkwrap-long-double.ll12 ; CHECK: [[COND2:%[0-9]+]] = fcmp ogt x86_fp80 %value, 0xK400CB174000000000000
13 ; CHECK: [[COND:%[0-9]+]] = or i1 [[COND2]], [[COND1]]
22 ; CHECK: [[COND2:%[0-9]+]] = fcmp ogt x86_fp80 %value, 0xK400CB170000000000000
23 ; CHECK: [[COND:%[0-9]+]] = or i1 [[COND2]], [[COND1]]
32 ; CHECK: [[COND2:%[0-9]+]] = fcmp ogt x86_fp80 %value, 0xK400CB1DC000000000000
33 ; CHECK: [[COND:%[0-9]+]] = or i1 [[COND2]], [[COND1]]
42 ; CHECK: [[COND2:%[0-9]+]] = fcmp ogt x86_fp80 %value, 0xK400CB174000000000000
43 ; CHECK: [[COND:%[0-9]+]] = or i1 [[COND2]], [[COND1]]
72 ; CHECK: [[COND2:%[0-9]+]] = fcmp olt x86_fp80 %value, 0xKBFFF8000000000000000
73 ; CHECK: [[COND:%[0-9]+]] = or i1 [[COND2]], [[COND1]]
[all …]
/external/llvm-project/llvm/test/Transforms/JumpThreading/
Dpre-load.ll18 ; CHECK-NEXT: [[COND2:%.*]] = icmp eq i32 [[A_PR]], 0
19 ; CHECK-NEXT: br i1 [[COND2]], label [[YES]], label [[NO:%.*]]
55 ; CHECK-NEXT: [[COND2:%.*]] = icmp eq i32 [[A_PR]], 0
56 ; CHECK-NEXT: [[COND2_FR:%.*]] = freeze i1 [[COND2]]
Dcodesize-loop.ll46 ; OVERIDE-NEXT: [[COND2:%.*]] = phi i32 [ [[CALL]], [[COND_END]] ], [ 46, [[ENTRY]] ]
50 ; OVERIDE-NEXT: [[TMP8:%.*]] = phi i32 [ [[COND2]], [[COND_END_THREAD]] ], [ 0, [[COND_END]] ]
93 ; DEFAULT-NEXT: [[COND2:%.*]] = phi i32 [ [[CALL]], [[COND_END]] ], [ 46, [[ENTRY]] ]
97 ; DEFAULT-NEXT: [[TMP8:%.*]] = phi i32 [ [[COND2]], [[COND_END_THREAD]] ], [ 0, [[COND_END]] ]
117 ; OVERIDE-NEXT: [[COND2:%.*]] = phi i32 [ [[CALL]], [[COND_END]] ], [ 46, [[ENTRY]] ]
121 ; OVERIDE-NEXT: [[TMP8:%.*]] = phi i32 [ [[COND2]], [[COND_END_THREAD]] ], [ 0, [[COND_END]] ]
Dthread-two-bbs-threshold.ll17 ; CHECK-NEXT: [[COND2_FR:%.*]] = freeze i32 [[COND2:%.*]]
22 ; CHECK-NEXT: [[COND2_FR2:%.*]] = freeze i32 [[COND2]]
/external/llvm-project/llvm/test/Transforms/SimpleLoopUnswitch/
Dtrivial-unswitch-profmd.ll12 ; CHECK-NEXT: switch i32 [[COND2:%.*]], label [[ENTRY_SPLIT:%.*]] [
19 ; CHECK-NEXT: switch i32 [[COND2]], label [[LOOP2:%.*]] [
81 ; CHECK-NEXT: switch i32 [[COND2:%.*]], label [[LOOP_EXIT2:%.*]] [
90 ; CHECK-NEXT: switch i32 [[COND2]], label [[LOOP2:%.*]] [
153 ; CHECK-NEXT: switch i32 [[COND2:%.*]], label [[LOOP_EXIT2:%.*]] [
164 ; CHECK-NEXT: switch i32 [[COND2]], label [[LOOP2:%.*]] [
DLIV-loop-condtion.ll24 ; CHECK-NEXT: %[[COND2:.*]] = icmp eq i32 %[[VAR3]], 10
25 ; CHECK-NEXT: %[[COND_AND:.*]] = and i1 true, %[[COND2]]
/external/llvm-project/llvm/test/Transforms/CodeGenPrepare/X86/
Dfreeze-brcond.ll192 ; CHECK-NEXT: [[COND2:%.*]] = and i1 [[C:%.*]], [[COND]]
193 ; CHECK-NEXT: [[FR:%.*]] = freeze i1 [[COND2]]
217 ; CHECK-NEXT: [[COND2:%.*]] = and i1 [[C:%.*]], [[COND]]
218 ; CHECK-NEXT: [[COND3:%.*]] = and i1 [[D:%.*]], [[COND2]]
253 ; CHECK-NEXT: [[COND2:%.*]] = and i1 [[COND]], [[C3]]
254 ; CHECK-NEXT: [[FR:%.*]] = freeze i1 [[COND2]]
281 ; CHECK-NEXT: [[COND2:%.*]] = or i1 [[C:%.*]], [[COND]]
282 ; CHECK-NEXT: [[FR:%.*]] = freeze i1 [[COND2]]
/external/llvm-project/llvm/test/Transforms/IndVarSimplify/
Drewrite-loop-exit-value.ll71 ; CHECK-NEXT: [[COND2:%.*]] = icmp eq i32 [[INDVAR]], 10
72 ; CHECK-NEXT: br i1 [[COND2]], label [[HEADER_BACKEDGE]], label [[BODY:%.*]]
106 ; CHECK-NEXT: br i1 [[COND2:%.*]], label [[HEADER]], label [[EXIT]]
135 ; CHECK-NEXT: br i1 [[COND2:%.*]], label [[LOOP]], label [[EXIT:%.*]]
/external/llvm-project/llvm/test/Transforms/InstCombine/
Dcall_nonnull_arg.ll13 ; CHECK-NEXT: [[COND2:%.*]] = icmp eq i32 %b, 0
14 ; CHECK-NEXT: br i1 [[COND2]], label %dead, label %not_zero
Dphi-equal-incoming-pointers.ll26 ; ALL-NEXT: [[RES:%.*]] = select i1 [[COND2:%.*]], i32 [[RES_PHI]], i32 1
67 ; ALL-NEXT: [[RES:%.*]] = select i1 [[COND2:%.*]], i32 [[RES_PHI]], i32 1
109 ; ALL-NEXT: br i1 [[COND2:%.*]], label [[BB3:%.*]], label [[BB4:%.*]]
174 ; ALL-NEXT: [[RES:%.*]] = select i1 [[COND2:%.*]], i32 [[RES_PHI]], i32 1
214 ; ALL-NEXT: [[RES:%.*]] = select i1 [[COND2:%.*]], i32 [[RES_PHI]], i32 1
255 ; ALL-NEXT: [[RES:%.*]] = select i1 [[COND2:%.*]], i32 [[RES_PHI]], i32 1
296 ; INSTCOMBINE-NEXT: [[RES:%.*]] = select i1 [[COND2:%.*]], i32 [[RES_PHI]], i32 1
311 ; INSTCOMBINEGVN-NEXT: [[RES:%.*]] = select i1 [[COND2:%.*]], i32 [[RES_PHI]], i32 1
350 ; ALL-NEXT: [[RES:%.*]] = select i1 [[COND2:%.*]], i8 [[RES_PHI]], i8 1
397 ; ALL-NEXT: [[RES:%.*]] = select i1 [[COND2:%.*]], i32 [[RES_PHI]], i32 1
[all …]
Dusub-overflow-known-by-implied-cond.ll237 ; CHECK-NEXT: [[AND:%.*]] = and i1 [[COND]], [[COND2:%.*]]
267 ; CHECK-NEXT: [[AND:%.*]] = and i1 [[COND]], [[COND2:%.*]]
299 ; CHECK-NEXT: [[OR:%.*]] = or i1 [[COND]], [[COND2:%.*]]
331 ; CHECK-NEXT: [[OR:%.*]] = or i1 [[COND]], [[COND2:%.*]]
Dstore.ll55 ; CHECK-NEXT: br i1 [[C:%.*]], label [[COND:%.*]], label [[COND2:%.*]]
61 ; CHECK-NEXT: [[STOREMERGE:%.*]] = phi i32 [ 47, [[COND2]] ], [ -987654321, [[COND]] ]
/external/llvm-project/llvm/test/Transforms/LoopInterchange/
Dupdate-condbranch-duplicate-successors.ll38 ; CHECK-NEXT: [[COND2:%.*]] = icmp eq i64 [[OUTER_IV_NEXT]], 1000
39 ; CHECK-NEXT: br i1 [[COND2]], label [[INNER_HEADER_SPLIT]], label [[OUTER_HEADER]]
108 ; CHECK-NEXT: [[COND2:%.*]] = icmp eq i64 [[OUTER_IV_NEXT]], 1000
109 ; CHECK-NEXT: br i1 [[COND2]], label [[INNER_HEADER_SPLIT]], label [[OUTER_HEADER]]
/external/llvm-project/llvm/test/Transforms/IRCE/
Dstride_more_than_1.ll32 ; CHECK-NEXT: [[COND2:%[^ ]+]] = icmp slt i32 %idx.next, %exit.mainloop.at
33 ; CHECK-NEXT: br i1 [[COND2]], label %loop, label %main.exit.selector
97 ; CHECK-NEXT: [[COND2:%[^ ]+]] = icmp slt i32 %idx.next, %exit.mainloop.at
98 ; CHECK-NEXT: br i1 [[COND2]], label %loop, label %main.exit.selector
163 ; CHECK-NEXT: [[COND2:%[^ ]+]] = icmp slt i32 %idx.next, %exit.mainloop.at
164 ; CHECK-NEXT: br i1 [[COND2]], label %loop, label %main.exit.selector
283 ; CHECK-NEXT: [[COND2:%[^ ]+]] = icmp sgt i32 %idx.next.preloop, %exit.preloop.at
284 ; CHECK-NEXT: br i1 [[COND2]], label %loop.preloop, label %preloop.exit.selector
349 ; CHECK-NEXT: [[COND2:%[^ ]+]] = icmp ugt i32 %idx.next.preloop, %exit.preloop.at
350 ; CHECK-NEXT: br i1 [[COND2]], label %loop.preloop, label %preloop.exit.selector
[all …]
Dempty_ranges.ll35 ; CHECK-NEXT: [[COND2:%[^ ]+]] = icmp ult i32 %idx.next.lcssa, 100
36 ; CHECK-NEXT: br i1 [[COND2]], label %main.pseudo.exit, label %exit
Dunsigned_comparisons_ugt.ll63 ; CHECK-NEXT: [[COND2:%[^ ]+]] = icmp ugt i32 100, %exit.preloop.at
64 ; CHECK-NEXT: br i1 [[COND2]], label %loop.preloop.preheader, label %preloop.pseudo.exit
154 ; CHECK-NEXT: [[COND2:%[^ ]+]] = icmp ugt i32 -2147483648, %exit.preloop.at
155 ; CHECK-NEXT: br i1 [[COND2]], label %loop.preloop.preheader, label %preloop.pseudo.exit
Dunsigned_comparisons_ult.ll66 ; CHECK-NEXT: [[COND2:%[^ ]+]] = icmp ugt i32 100, %exit.preloop.at
67 ; CHECK-NEXT: br i1 [[COND2]], label %loop.preloop.preheader, label %preloop.pseudo.exit
199 ; CHECK-NEXT: [[COND2:%[^ ]+]] = icmp ugt i32 -2147483648, %exit.preloop.at
200 ; CHECK-NEXT: br i1 [[COND2]], label %loop.preloop.preheader, label %preloop.pseudo.exit
/external/llvm-project/llvm/test/Transforms/LoopUnroll/
Dunroll-loop-invalidation.ll71 ; CHECK: %[[COND2:.*]] = icmp eq i32 %{{.*}}, %inner1.count
72 ; CHECK: br i1 %[[COND2]],
Druntime-loop-branchweight.ll9 ; CHECK: br i1 [[COND2:%.*]], label %for.body.epil, label %for.end.loopexit.epilog-lcssa, !prof ![…
/external/llvm-project/mlir/test/Conversion/SPIRVToLLVM/
Dcontrol-flow-ops-to-llvm.mlir51 // CHECK: %[[COND2:.*]] = llvm.mlir.constant(false) : !llvm.i1
53 // CHECK: llvm.cond_br %[[COND1]], ^bb1(%{{.*}}, %[[COND2]] : !llvm.i32, !llvm.i1), ^bb2
/external/llvm-project/llvm/test/Transforms/MakeGuardsExplicit/
Dbasic.ll37 ; CHECK-NEXT: [[EXIPLICIT_GUARD_COND4:%.*]] = and i1 [[COND2:%.*]], [[WIDENABLE_COND3]]
73 ; CHECK-NEXT: [[EXIPLICIT_GUARD_COND4:%.*]] = and i1 [[COND2:%.*]], [[WIDENABLE_COND3]]
/external/llvm-project/llvm/test/Transforms/SimplifyCFG/X86/
DSpeculativeExec.ll78 ; CHECK-NEXT: [[COND2:%.*]] = load volatile i1, i1* [[DUMMY]]
79 ; CHECK-NEXT: br i1 [[COND2]], label [[THEN:%.*]], label [[END]]
/external/llvm-project/llvm/test/Transforms/LoopSimplifyCFG/
Dconstant-fold-branch.ll1589 ; CHECK-NEXT: br i1 [[COND2:%.*]], label [[LOOP_3]], label [[LOOP_2_BACKEDGE]]
1661 ; CHECK-NEXT: br i1 [[COND2:%.*]], label [[LOOP_3]], label [[LOOP_2_BACKEDGE]]
1731 ; CHECK-NEXT: br i1 [[COND2:%.*]], label [[LOOP_3]], label [[LOOP_2_BACKEDGE]]
1799 ; CHECK-NEXT: br i1 [[COND2:%.*]], label [[LOOP_3]], label [[LOOP_2_BACKEDGE]]
1869 ; CHECK-NEXT: br i1 [[COND2:%.*]], label [[LOOP_3]], label [[LOOP_2_BACKEDGE]]
1951 ; CHECK-NEXT: br i1 [[COND2:%.*]], label [[LOOP_3]], label [[LOOP_2_BACKEDGE]]
2031 ; CHECK-NEXT: br i1 [[COND2:%.*]], label [[LOOP_3]], label [[LOOP_2_BACKEDGE]]
2109 ; CHECK-NEXT: br i1 [[COND2:%.*]], label [[LOOP_3]], label [[LOOP_2_BACKEDGE]]
2184 ; CHECK-NEXT: br i1 [[COND2:%.*]], label [[INTERMEDIATE_LOOP_BACKEDGE]], label [[INTERMEDIATE_EX…
2189 ; CHECK-NEXT: br i1 [[COND2]], label [[LOOP_3]], label [[LOOP_2_BACKEDGE]]
[all …]

12