Home
last modified time | relevance | path

Searched refs:COND3 (Results 1 – 10 of 10) sorted by relevance

/external/mesa3d/src/gallium/drivers/radeon/
Dradeon_vcn_dec_jpeg.c199 set_reg_jpeg(dec, vcnipUVD_JPEG_DEC_SOFT_RST, COND3, TYPE3, (0x1 << 0x10)); in send_cmd_bitstream_direct()
206 set_reg_jpeg(dec, vcnipUVD_JPEG_DEC_SOFT_RST, COND3, TYPE3, (0x1 << 0x10)); in send_cmd_bitstream_direct()
268 set_reg_jpeg(dec, vcnipUVD_JPEG_RB_RPTR, COND3, TYPE3, 0xFFFFFFFF); in send_cmd_target_direct()
272 set_reg_jpeg(dec, vcnipUVD_JPEG_OUTBUF_WPTR, COND3, TYPE3, 0x00000001); in send_cmd_target_direct()
Dradeon_vcn_dec.h207 #define COND3 3 macro
/external/llvm-project/llvm/test/Transforms/IRCE/
Dstride_more_than_1.ll36 ; CHECK-NEXT: [[COND3:%[^ ]+]] = icmp slt i32 %idx.next.lcssa, 100
37 ; CHECK-NEXT: br i1 [[COND3]], label %main.pseudo.exit, label %exit
101 ; CHECK-NEXT: [[COND3:%[^ ]+]] = icmp slt i32 %idx.next.lcssa, 2147483640
102 ; CHECK-NEXT: br i1 [[COND3]], label %main.pseudo.exit, label %exit
167 ; CHECK-NEXT: [[COND3:%[^ ]+]] = icmp slt i32 %idx.next.lcssa, 2147483647
168 ; CHECK-NEXT: br i1 [[COND3]], label %main.pseudo.exit, label %exit
287 ; CHECK-NEXT: [[COND3:%[^ ]+]] = icmp sgt i32 %idx.next.preloop.lcssa, -1
288 ; CHECK-NEXT: br i1 [[COND3]], label %preloop.pseudo.exit, label %exit
353 ; CHECK-NEXT: [[COND3:%[^ ]+]] = icmp ugt i32 %idx.next.preloop.lcssa, 6
354 ; CHECK-NEXT: br i1 [[COND3]], label %preloop.pseudo.exit, label %exit
[all …]
/external/llvm-project/llvm/test/Transforms/MakeGuardsExplicit/
Dbasic.ll44 ; CHECK-NEXT: [[EXIPLICIT_GUARD_COND8:%.*]] = and i1 [[COND3:%.*]], [[WIDENABLE_COND7]]
81 ; CHECK-NEXT: [[EXIPLICIT_GUARD_COND8:%.*]] = and i1 [[COND3:%.*]], [[WIDENABLE_COND7]]
/external/llvm-project/llvm/test/CodeGen/AMDGPU/
Dinfinite-loop.ll177 ; IR-NEXT: [[COND3:%.*]] = icmp eq i32 [[TMP]], 3
180 ; IR-NEXT: br i1 [[COND3]], label [[INNER_LOOP]], label [[OUTER_LOOP]]
/external/llvm-project/llvm/test/Transforms/CodeGenPrepare/X86/
Dfreeze-brcond.ll218 ; CHECK-NEXT: [[COND3:%.*]] = and i1 [[D:%.*]], [[COND2]]
219 ; CHECK-NEXT: [[COND4:%.*]] = and i1 [[E:%.*]], [[COND3]]
/external/llvm-project/llvm/test/Transforms/LoopSimplifyCFG/
Dconstant-fold-branch.ll1864 ; CHECK-NEXT: br i1 [[COND3:%.*]], label [[INTERMEDIATE_LOOP]], label [[INTERMEDIATE_EXIT:%.*]]
1944 ; CHECK-NEXT: br i1 [[COND3:%.*]], label [[INTERMEDIATE_LOOP]], label [[INTERMEDIATE_EXIT:%.*]]
2026 ; CHECK-NEXT: br i1 [[COND3:%.*]], label [[INTERMEDIATE_LOOP]], label [[INTERMEDIATE_EXIT:%.*]]
2102 ; CHECK-NEXT: br i1 [[COND3:%.*]], label [[INTERMEDIATE_LOOP]], label [[INTERMEDIATE_EXIT:%.*]]
2180 ; CHECK-NEXT: br i1 [[COND3:%.*]], label [[INTERMEDIATE_LOOP_BACKEDGE:%.*]], label [[INTERMEDIAT…
2263 ; CHECK-NEXT: br i1 [[COND3:%.*]], label [[INTERMEDIATE_LOOP_BACKEDGE:%.*]], label [[INTERMEDIAT…
2349 ; CHECK-NEXT: br i1 [[COND3:%.*]], label [[INTERMEDIATE_LOOP_BACKEDGE:%.*]], label [[INTERMEDIAT…
2436 ; CHECK-NEXT: br i1 [[COND3:%.*]], label [[INTERMEDIATE_LOOP_BACKEDGE:%.*]], label [[INTERMEDIAT…
2514 ; CHECK-NEXT: br i1 [[COND3:%.*]], label [[LOOP]], label [[EXIT:%.*]]
2551 ; CHECK-NEXT: br i1 [[COND3:%.*]], label [[LOOP]], label [[EXIT:%.*]]
/external/llvm-project/llvm/test/Transforms/InstCombine/
Dphi-equal-incoming-pointers.ll119 ; ALL-NEXT: [[RES:%.*]] = select i1 [[COND3:%.*]], i32 [[RES_PHI]], i32 1
Dselect.ll1739 ; CHECK-NEXT: br i1 [[COND3:%.*]], label [[IF_FALSE_1:%.*]], label [[EXIT:%.*]]
1786 ; CHECK-NEXT: br i1 [[COND3:%.*]], label [[IF_FALSE_1:%.*]], label [[EXIT:%.*]]
1836 ; CHECK-NEXT: br i1 [[COND3:%.*]], label [[IF_FALSE_1:%.*]], label [[EXIT:%.*]]
/external/pcre/dist2/doc/
Dpcre2.txt9440 ( COND1 (*THEN) FOO | COND2 (*THEN) BAR | COND3 (*THEN) BAZ ) ...
9445 into COND1. If that succeeds and BAR fails, COND3 is tried. If subse-