Home
last modified time | relevance | path

Searched refs:CRF_APB_CLK_BASE (Results 1 – 1 of 1) sorted by relevance

/external/arm-trusted-firmware/plat/xilinx/zynqmp/include/
Dzynqmp_def.h39 #define CRF_APB_CLK_BASE U(0xFD1A0020) macro
260 #define CRF_APB_APLL_CTRL (CRF_APB_CLK_BASE + 0x00)
261 #define CRF_APB_DPLL_CTRL (CRF_APB_CLK_BASE + 0x0c)
262 #define CRF_APB_VPLL_CTRL (CRF_APB_CLK_BASE + 0x18)
263 #define CRF_APB_PLL_STATUS (CRF_APB_CLK_BASE + 0x24)
264 #define CRF_APB_APLL_TO_LPD_CTRL (CRF_APB_CLK_BASE + 0x28)
265 #define CRF_APB_DPLL_TO_LPD_CTRL (CRF_APB_CLK_BASE + 0x2c)
266 #define CRF_APB_VPLL_TO_LPD_CTRL (CRF_APB_CLK_BASE + 0x30)
268 #define CRF_APB_ACPU_CTRL (CRF_APB_CLK_BASE + 0x40)
269 #define CRF_APB_DBG_TRACE_CTRL (CRF_APB_CLK_BASE + 0x44)
[all …]