Home
last modified time | relevance | path

Searched refs:CondCodes (Results 1 – 25 of 116) sorted by relevance

12345

/external/llvm/lib/Target/AVR/
DAVRInstrInfo.h32 enum CondCodes { enum
70 const MCInstrDesc &getBrCond(AVRCC::CondCodes CC) const;
71 AVRCC::CondCodes getCondFromBranchOpc(unsigned Opc) const;
72 AVRCC::CondCodes getOppositeCondition(AVRCC::CondCodes CC) const;
DAVRInstrInfo.cpp172 const MCInstrDesc &AVRInstrInfo::getBrCond(AVRCC::CondCodes CC) const { in getBrCond()
195 AVRCC::CondCodes AVRInstrInfo::getCondFromBranchOpc(unsigned Opc) const { in getCondFromBranchOpc()
218 AVRCC::CondCodes AVRInstrInfo::getOppositeCondition(AVRCC::CondCodes CC) const { in getOppositeCondition()
302 AVRCC::CondCodes BranchCode = getCondFromBranchOpc(I->getOpcode()); in analyzeBranch()
364 AVRCC::CondCodes OldBranchCode = (AVRCC::CondCodes)Cond[0].getImm(); in analyzeBranch()
394 AVRCC::CondCodes CC = (AVRCC::CondCodes)Cond[0].getImm(); in InsertBranch()
436 AVRCC::CondCodes CC = static_cast<AVRCC::CondCodes>(Cond[0].getImm()); in ReverseBranchCondition()
/external/llvm-project/llvm/lib/Target/AVR/
DAVRInstrInfo.h31 enum CondCodes { enum
69 const MCInstrDesc &getBrCond(AVRCC::CondCodes CC) const;
70 AVRCC::CondCodes getCondFromBranchOpc(unsigned Opc) const;
71 AVRCC::CondCodes getOppositeCondition(AVRCC::CondCodes CC) const;
DAVRInstrInfo.cpp194 const MCInstrDesc &AVRInstrInfo::getBrCond(AVRCC::CondCodes CC) const { in getBrCond()
217 AVRCC::CondCodes AVRInstrInfo::getCondFromBranchOpc(unsigned Opc) const { in getCondFromBranchOpc()
240 AVRCC::CondCodes AVRInstrInfo::getOppositeCondition(AVRCC::CondCodes CC) const { in getOppositeCondition()
324 AVRCC::CondCodes BranchCode = getCondFromBranchOpc(I->getOpcode()); in analyzeBranch()
386 AVRCC::CondCodes OldBranchCode = (AVRCC::CondCodes)Cond[0].getImm(); in analyzeBranch()
421 AVRCC::CondCodes CC = (AVRCC::CondCodes)Cond[0].getImm(); in insertBranch()
470 AVRCC::CondCodes CC = static_cast<AVRCC::CondCodes>(Cond[0].getImm()); in reverseBranchCondition()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AVR/
DAVRInstrInfo.h31 enum CondCodes { enum
69 const MCInstrDesc &getBrCond(AVRCC::CondCodes CC) const;
70 AVRCC::CondCodes getCondFromBranchOpc(unsigned Opc) const;
71 AVRCC::CondCodes getOppositeCondition(AVRCC::CondCodes CC) const;
DAVRInstrInfo.cpp194 const MCInstrDesc &AVRInstrInfo::getBrCond(AVRCC::CondCodes CC) const { in getBrCond()
217 AVRCC::CondCodes AVRInstrInfo::getCondFromBranchOpc(unsigned Opc) const { in getCondFromBranchOpc()
240 AVRCC::CondCodes AVRInstrInfo::getOppositeCondition(AVRCC::CondCodes CC) const { in getOppositeCondition()
324 AVRCC::CondCodes BranchCode = getCondFromBranchOpc(I->getOpcode()); in analyzeBranch()
386 AVRCC::CondCodes OldBranchCode = (AVRCC::CondCodes)Cond[0].getImm(); in analyzeBranch()
421 AVRCC::CondCodes CC = (AVRCC::CondCodes)Cond[0].getImm(); in insertBranch()
470 AVRCC::CondCodes CC = static_cast<AVRCC::CondCodes>(Cond[0].getImm()); in reverseBranchCondition()
/external/llvm-project/llvm/lib/Target/ARM/
DThumb2ITBlockPass.cpp67 ARMCC::CondCodes CC, ARMCC::CondCodes OCC,
137 ARMCC::CondCodes CC, ARMCC::CondCodes OCC, in MoveCopyOutOfITBlock()
187 ARMCC::CondCodes NCC = getITInstrPredicate(*I, NPredReg); in MoveCopyOutOfITBlock()
203 ARMCC::CondCodes CC = getITInstrPredicate(*MI, PredReg); in InsertITInstructions()
226 ARMCC::CondCodes OCC = ARMCC::getOppositeCondition(CC); in InsertITInstructions()
243 ARMCC::CondCodes NCC = getITInstrPredicate(*NMI, NPredReg); in InsertITInstructions()
DARMBaseInstrInfo.h162 ARMCC::CondCodes getPredicate(const MachineInstr &MI) const { in getPredicate()
164 return PIdx != -1 ? (ARMCC::CondCodes)MI.getOperand(PIdx).getImm() in getPredicate()
520 static inline std::array<MachineOperand, 2> predOps(ARMCC::CondCodes Pred,
680 ARMCC::CondCodes getInstrPredicate(const MachineInstr &MI, Register &PredReg);
696 ARMCC::CondCodes Pred, Register PredReg,
703 ARMCC::CondCodes Pred, Register PredReg,
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DThumb2ITBlockPass.cpp67 ARMCC::CondCodes CC, ARMCC::CondCodes OCC,
137 ARMCC::CondCodes CC, ARMCC::CondCodes OCC, in MoveCopyOutOfITBlock()
187 ARMCC::CondCodes NCC = getITInstrPredicate(*I, NPredReg); in MoveCopyOutOfITBlock()
203 ARMCC::CondCodes CC = getITInstrPredicate(*MI, PredReg); in InsertITInstructions()
226 ARMCC::CondCodes OCC = ARMCC::getOppositeCondition(CC); in InsertITInstructions()
243 ARMCC::CondCodes NCC = getITInstrPredicate(*NMI, NPredReg); in InsertITInstructions()
DARMBaseInstrInfo.h149 ARMCC::CondCodes getPredicate(const MachineInstr &MI) const { in getPredicate()
151 return PIdx != -1 ? (ARMCC::CondCodes)MI.getOperand(PIdx).getImm() in getPredicate()
465 static inline std::array<MachineOperand, 2> predOps(ARMCC::CondCodes Pred,
670 ARMCC::CondCodes getInstrPredicate(const MachineInstr &MI, unsigned &PredReg);
686 ARMCC::CondCodes Pred, unsigned PredReg,
693 ARMCC::CondCodes Pred, unsigned PredReg,
DARMLoadStoreOptimizer.cpp171 ARMCC::CondCodes Pred, unsigned PredReg);
175 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL,
181 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL,
485 ARMCC::CondCodes Pred, in UpdateBaseRegUses()
626 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL, in CreateLoadStoreMulti()
833 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL, in CreateLoadStoreDouble()
904 ARMCC::CondCodes Pred = getInstrPredicate(*First, PredReg); in MergeOpsUpdate()
1187 ARMCC::CondCodes Pred, unsigned PredReg) { in isIncrementOrDecrement()
1219 ARMCC::CondCodes Pred, unsigned PredReg, int &Offset) { in findIncDecBefore()
1239 ARMCC::CondCodes Pred, unsigned PredReg, int &Offset) { in findIncDecAfter()
[all …]
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/Utils/
DARMBaseInfo.h30 enum CondCodes { // Meaning (integer) Meaning (floating-point) enum
48 inline static CondCodes getOppositeCondition(CondCodes CC) { in getOppositeCondition()
71 inline static ARMCC::CondCodes getSwappedCondition(ARMCC::CondCodes CC) { in getSwappedCondition()
146 inline static const char *ARMCondCodeToString(ARMCC::CondCodes CC) { in ARMCondCodeToString()
/external/llvm/lib/Target/ARM/
DThumb2ITBlockPass.cpp50 ARMCC::CondCodes CC, ARMCC::CondCodes OCC,
125 ARMCC::CondCodes CC, ARMCC::CondCodes OCC, in MoveCopyOutOfITBlock()
173 ARMCC::CondCodes NCC = getITInstrPredicate(*I, NPredReg); in MoveCopyOutOfITBlock()
190 ARMCC::CondCodes CC = getITInstrPredicate(*MI, PredReg); in InsertITInstructions()
213 ARMCC::CondCodes OCC = ARMCC::getOppositeCondition(CC); in InsertITInstructions()
230 ARMCC::CondCodes NCC = getITInstrPredicate(*NMI, NPredReg); in InsertITInstructions()
DARMBaseInstrInfo.h138 ARMCC::CondCodes getPredicate(const MachineInstr &MI) const { in getPredicate()
140 return PIdx != -1 ? (ARMCC::CondCodes)MI.getOperand(PIdx).getImm() in getPredicate()
454 ARMCC::CondCodes getInstrPredicate(const MachineInstr &MI, unsigned &PredReg);
476 ARMCC::CondCodes Pred, unsigned PredReg,
483 ARMCC::CondCodes Pred, unsigned PredReg,
DARMLoadStoreOptimizer.cpp150 ARMCC::CondCodes Pred, unsigned PredReg);
154 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL,
159 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL,
459 ARMCC::CondCodes Pred, in UpdateBaseRegUses()
596 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL, in CreateLoadStoreMulti()
793 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL, in CreateLoadStoreDouble()
861 ARMCC::CondCodes Pred = getInstrPredicate(*First, PredReg); in MergeOpsUpdate()
1127 ARMCC::CondCodes Pred, unsigned PredReg) { in isIncrementOrDecrement()
1157 ARMCC::CondCodes Pred, unsigned PredReg, int &Offset) { in findIncDecBefore()
1177 ARMCC::CondCodes Pred, unsigned PredReg, int &Offset) { in findIncDecAfter()
[all …]
/external/llvm-project/llvm/lib/Target/ARM/Utils/
DARMBaseInfo.h30 enum CondCodes { // Meaning (integer) Meaning (floating-point) enum
48 inline static CondCodes getOppositeCondition(CondCodes CC) { in getOppositeCondition()
71 inline static ARMCC::CondCodes getSwappedCondition(ARMCC::CondCodes CC) { in getSwappedCondition()
146 inline static const char *ARMCondCodeToString(ARMCC::CondCodes CC) { in ARMCondCodeToString()
/external/llvm/lib/Target/MSP430/
DMSP430InstrInfo.cpp133 MSP430CC::CondCodes CC = static_cast<MSP430CC::CondCodes>(Cond[0].getImm()); in ReverseBranchCondition()
229 MSP430CC::CondCodes BranchCode = in analyzeBranch()
230 static_cast<MSP430CC::CondCodes>(I->getOperand(1).getImm()); in analyzeBranch()
252 MSP430CC::CondCodes OldBranchCode = (MSP430CC::CondCodes)Cond[0].getImm(); in analyzeBranch()
DMSP430.h23 enum CondCodes { enum
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/MSP430/
DMSP430InstrInfo.cpp135 MSP430CC::CondCodes CC = static_cast<MSP430CC::CondCodes>(Cond[0].getImm()); in reverseBranchCondition()
231 MSP430CC::CondCodes BranchCode = in analyzeBranch()
232 static_cast<MSP430CC::CondCodes>(I->getOperand(1).getImm()); in analyzeBranch()
254 MSP430CC::CondCodes OldBranchCode = (MSP430CC::CondCodes)Cond[0].getImm(); in analyzeBranch()
/external/llvm-project/llvm/lib/Target/MSP430/
DMSP430InstrInfo.cpp135 MSP430CC::CondCodes CC = static_cast<MSP430CC::CondCodes>(Cond[0].getImm()); in reverseBranchCondition()
219 MSP430CC::CondCodes BranchCode = in analyzeBranch()
220 static_cast<MSP430CC::CondCodes>(I->getOperand(1).getImm()); in analyzeBranch()
242 MSP430CC::CondCodes OldBranchCode = (MSP430CC::CondCodes)Cond[0].getImm(); in analyzeBranch()
/external/llvm/lib/Target/ARM/MCTargetDesc/
DARMBaseInfo.h29 enum CondCodes { // Meaning (integer) Meaning (floating-point) enum
47 inline static CondCodes getOppositeCondition(CondCodes CC) { in getOppositeCondition()
68 inline static const char *ARMCondCodeToString(ARMCC::CondCodes CC) { in ARMCondCodeToString()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/VE/
DVE.h40 enum CondCodes { enum
69 inline static const char *VECondCodeToString(VECC::CondCodes CC) { in VECondCodeToString()
/external/llvm/lib/Target/Sparc/
DSparc.h42 enum CondCodes { enum
96 inline static const char *SPARCCondCodeToString(SPCC::CondCodes CC) { in SPARCCondCodeToString()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Sparc/
DSparc.h41 enum CondCodes { enum
95 inline static const char *SPARCCondCodeToString(SPCC::CondCodes CC) { in SPARCCondCodeToString()
/external/llvm-project/llvm/lib/Target/Sparc/
DSparc.h40 enum CondCodes { enum
94 inline static const char *SPARCCondCodeToString(SPCC::CondCodes CC) { in SPARCCondCodeToString()

12345