Home
last modified time | relevance | path

Searched refs:DBSC_DBPDRGA (Results 1 – 3 of 3) sorted by relevance

/external/arm-trusted-firmware/drivers/renesas/rcar/ddr/ddr_b/
Dboot_init_dram.c530 mmio_write_32(DBSC_DBPDRGA(phyno), regadd); in reg_ddrphy_read()
533 while (mmio_read_32(DBSC_DBPDRGA(phyno)) != regadd) { in reg_ddrphy_read()
544 mmio_write_32(DBSC_DBPDRGA(phyno), regadd | 0x00004000); in reg_ddrphy_read()
546 while (mmio_read_32(DBSC_DBPDRGA(phyno)) != in reg_ddrphy_read()
550 val = mmio_read_32(DBSC_DBPDRGA(phyno)); in reg_ddrphy_read()
551 mmio_write_32(DBSC_DBPDRGA(phyno), regadd | 0x00008000); in reg_ddrphy_read()
552 while (mmio_read_32(DBSC_DBPDRGA(phyno)) != regadd) { in reg_ddrphy_read()
557 mmio_write_32(DBSC_DBPDRGA(phyno), regadd | 0x00008000); in reg_ddrphy_read()
558 while (mmio_read_32(DBSC_DBPDRGA(phyno)) != regadd) { in reg_ddrphy_read()
577 mmio_write_32(DBSC_DBPDRGA(phyno), regadd); in reg_ddrphy_write()
[all …]
/external/arm-trusted-firmware/drivers/renesas/common/
Dddr_regs.h131 #define DBSC_DBPDRGA(ch) (0xE6790624U + 0x40U * (ch)) macro
/external/arm-trusted-firmware/drivers/renesas/rzg/ddr/ddr_b/
Dboot_init_dram.c487 mmio_write_32(DBSC_DBPDRGA(phyno), regadd); in reg_ddrphy_read()
490 while (mmio_read_32(DBSC_DBPDRGA(phyno)) != regadd) { in reg_ddrphy_read()
507 mmio_write_32(DBSC_DBPDRGA(phyno), regadd); in reg_ddrphy_write()
510 mmio_read_32(DBSC_DBPDRGA(phyno)); in reg_ddrphy_write()
528 mmio_write_32(DBSC_DBPDRGA(ch), regadd); in reg_ddrphy_write_a()