Searched refs:DDRC0_BASE (Results 1 – 1 of 1) sorted by relevance
49 #define DDRC0_BASE (MMIO_BASE + 0x07A80000) macro91 #define CTL_BASE(ch) (DDRC0_BASE + (ch) * 0x8000)