Home
last modified time | relevance | path

Searched refs:DRVCTRL20_MASK (Results 1 – 6 of 6) sorted by relevance

/external/arm-trusted-firmware/drivers/renesas/rcar/pfc/H3/
Dpfc_init_h3_v2.c228 #define DRVCTRL20_MASK (0x88888888U) macro
1109 reg = ((reg & DRVCTRL20_MASK) | DRVCTRL20_MSIOF0_TXD(7) in pfc_init_h3_v2()
Dpfc_init_h3_v1.c226 #define DRVCTRL20_MASK (0x88888888U) macro
1076 reg = ((reg & DRVCTRL20_MASK) | DRVCTRL20_MSIOF0_TXD(7) in pfc_init_h3_v1()
/external/arm-trusted-firmware/drivers/renesas/rcar/pfc/M3N/
Dpfc_init_m3n.c230 #define DRVCTRL20_MASK (0x88888888U) macro
1111 reg = ((reg & DRVCTRL20_MASK) | DRVCTRL20_MSIOF0_TXD(7) in pfc_init_m3n()
/external/arm-trusted-firmware/drivers/renesas/rzg/pfc/G2M/
Dpfc_init_g2m.c231 #define DRVCTRL20_MASK (0x88888888U) macro
1193 reg = ((reg & DRVCTRL20_MASK) | DRVCTRL20_MSIOF0_TXD(7) in pfc_init_g2m()
/external/arm-trusted-firmware/drivers/renesas/rcar/pfc/M3/
Dpfc_init_m3.c231 #define DRVCTRL20_MASK (0x88888888U) macro
1204 reg = ((reg & DRVCTRL20_MASK) | DRVCTRL20_MSIOF0_TXD(7) in pfc_init_m3()
/external/arm-trusted-firmware/drivers/renesas/rcar/pfc/D3/
Dpfc_init_d3.c231 #define DRVCTRL20_MASK (0x88888888U) macro