| /external/llvm/lib/Target/X86/ |
| D | X86IntrinsicsInfo.h | 392 X86_INTRINSIC_DATA(avx512_mask_and_pd_128, INTR_TYPE_2OP_MASK, X86ISD::FAND, 0),
393 X86_INTRINSIC_DATA(avx512_mask_and_pd_256, INTR_TYPE_2OP_MASK, X86ISD::FAND, 0),
394 X86_INTRINSIC_DATA(avx512_mask_and_pd_512, INTR_TYPE_2OP_MASK, X86ISD::FAND, 0),
395 X86_INTRINSIC_DATA(avx512_mask_and_ps_128, INTR_TYPE_2OP_MASK, X86ISD::FAND, 0),
396 X86_INTRINSIC_DATA(avx512_mask_and_ps_256, INTR_TYPE_2OP_MASK, X86ISD::FAND, 0),
397 X86_INTRINSIC_DATA(avx512_mask_and_ps_512, INTR_TYPE_2OP_MASK, X86ISD::FAND, 0),
|
| D | X86ISelLowering.h | 45 FAND, enumerator
|
| D | X86InstrFragmentsSIMD.td | 53 def X86fand : SDNode<"X86ISD::FAND", SDTFPBinOp,
|
| D | X86ISelLowering.cpp | 7424 ? (unsigned) X86ISD::FAND : (unsigned) ISD::AND, in lowerVectorShuffleAsBitMask()
14362 IsFABS ? X86ISD::FAND : IsFNABS ? X86ISD::FOR : X86ISD::FXOR; in LowerFABSorFNEG()
14428 SDValue SignBit = DAG.getNode(X86ISD::FAND, dl, LogicVT, Op1, Mask1); in LowerFCOPYSIGN()
14456 Val = DAG.getNode(X86ISD::FAND, dl, LogicVT, Op0, Val); in LowerFCOPYSIGN()
15293 CombineOpc = Opc == X86ISD::CMPP ? static_cast<unsigned>(X86ISD::FAND) : in LowerVSETCC()
15783 SDValue And = DAG.getNode(X86ISD::FAND, DL, VT, Cmp, Op1); in LowerSELECT()
22082 case X86ISD::FAND: return "X86ISD::FAND"; in getTargetNodeName()
26276 case ISD::AND: FPOpcode = X86ISD::FAND; break; in combineBitcast()
28172 FPOpcode = X86ISD::FAND; in convertIntLogicToFPLogic()
29793 case X86ISD::FAND: IntOpcode = ISD::AND; break; in lowerX86FPLogicOp()
[all …]
|
| /external/llvm/lib/Target/Sparc/ |
| D | SparcInstrVIS.td | 102 def FAND : VISInst<0b001110000, "fand">;
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Sparc/ |
| D | SparcInstrVIS.td | 101 def FAND : VISInst<0b001110000, "fand">;
|
| /external/llvm-project/llvm/lib/Target/Sparc/ |
| D | SparcInstrVIS.td | 101 def FAND : VISInst<0b001110000, "fand">;
|
| /external/llvm-project/llvm/lib/Target/X86/ |
| D | X86ISelLowering.h | 43 FAND, enumerator
|
| D | X86InstrFragmentsSIMD.td | 49 def X86fand : SDNode<"X86ISD::FAND", SDTFPBinOp,
|
| D | X86ISelDAGToDAG.cpp | 1113 case X86ISD::FAND: in PreprocessISelDAG()
1138 case X86ISD::FAND: Opc = ISD::AND; break; in PreprocessISelDAG()
|
| D | X86ISelLowering.cpp | 21605 unsigned LogicOp = IsFABS ? X86ISD::FAND : in LowerFABSorFNEG()
21665 SDValue SignBit = DAG.getNode(X86ISD::FAND, dl, LogicVT, Sign, SignMask); in LowerFCOPYSIGN()
21679 MagBits = DAG.getNode(X86ISD::FAND, dl, LogicVT, Mag, MagMask); in LowerFCOPYSIGN()
22659 CombineOpc = X86ISD::FAND; in LowerVSETCC()
23366 SDValue And = DAG.getNode(X86ISD::FAND, DL, VT, Cmp, Op1); in LowerSELECT()
30748 NODE_NAME_CASE(FAND) in getTargetNodeName()
31221 case X86ISD::FAND: in isCommutativeBinOp()
35606 MaskVT.isFloatingPoint() ? unsigned(X86ISD::FAND) : unsigned(ISD::AND); in combineX86ShuffleChain()
38692 case ISD::AND: return X86ISD::FAND; in getAltBitOpcode()
39353 case ISD::AND: FPOpcode = X86ISD::FAND; break; in combineBitcast()
[all …]
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
| D | X86ISelLowering.h | 43 FAND, enumerator
|
| D | X86InstrFragmentsSIMD.td | 49 def X86fand : SDNode<"X86ISD::FAND", SDTFPBinOp,
|
| D | X86ISelDAGToDAG.cpp | 943 case X86ISD::FAND: in PreprocessISelDAG()
968 case X86ISD::FAND: Opc = ISD::AND; break; in PreprocessISelDAG()
|
| D | X86ISelLowering.cpp | 20462 unsigned LogicOp = IsFABS ? X86ISD::FAND : in LowerFABSorFNEG()
20522 SDValue SignBit = DAG.getNode(X86ISD::FAND, dl, LogicVT, Sign, SignMask); in LowerFCOPYSIGN()
20536 MagBits = DAG.getNode(X86ISD::FAND, dl, LogicVT, Mag, MagMask); in LowerFCOPYSIGN()
21425 CombineOpc = X86ISD::FAND; in LowerVSETCC()
22112 SDValue And = DAG.getNode(X86ISD::FAND, DL, VT, Cmp, Op1); in LowerSELECT()
29604 case X86ISD::FAND: return "X86ISD::FAND"; in getTargetNodeName()
30062 case X86ISD::FAND: in isCommutativeBinOp()
33705 FloatDomain ? unsigned(X86ISD::FAND) : unsigned(ISD::AND); in combineX86ShuffleChain()
36663 case ISD::AND: FPOpcode = X86ISD::FAND; break; in combineBitcast()
39964 case ISD::AND: FPOpcode = X86ISD::FAND; break; in convertIntLogicToFPLogic()
[all …]
|
| /external/capstone/arch/Sparc/ |
| D | SparcGenDisassemblerTables.inc | 1139 /* 4550 */ MCD_OPC_Decode, 145, 1, 27, // Opcode: FAND
|
| D | SparcGenAsmWriter.inc | 166 4875U, // FAND
|
| /external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/X86/ |
| D | X86GenFastISel.inc | 11140 // FastEmit functions for X86ISD::FAND.
15155 case X86ISD::FAND: return fastEmit_X86ISD_FAND_rr(VT, RetVT, Op0, Op0IsKill, Op1, Op1IsKill);
|