Searched refs:FCVTPU (Results 1 – 7 of 7) sorted by relevance
| /external/vixl/src/aarch64/ |
| D | constants-aarch64.h | 1717 FCVTPU = FPIntegerConvertFixed | 0x00090000, enumerator
1718 FCVTPU_wh = FCVTPU | FP16,
1719 FCVTPU_xh = FCVTPU | SixtyFourBits | FP16,
1720 FCVTPU_ws = FCVTPU,
1721 FCVTPU_xs = FCVTPU | SixtyFourBits,
1722 FCVTPU_wd = FCVTPU | FP64,
1723 FCVTPU_xd = FCVTPU | SixtyFourBits | FP64,
|
| D | disasm-aarch64.cc | 2650 FORMAT(FCVTPU, "fcvtpu") in VisitNEON2RegMiscFP16()
4200 FORMAT(FCVTPU, "fcvtpu") in VisitNEONScalar2RegMiscFP16()
|
| D | assembler-aarch64.cc | 3138 V(fcvtpu, NEON_FCVTPU, FCVTPU) \
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.td | 2500 defm FCVTPU : FPToIntegerUnscaled<0b01, 0b001, "fcvtpu", int_aarch64_neon_fcvtpu>;
2543 defm : FPToIntegerPats<fp_to_uint, fceil, "FCVTPU">;
2816 defm FCVTPU : SIMDTwoVectorFPToInt<1,1,0b11010, "fcvtpu",int_aarch64_neon_fcvtpu>;
3357 defm FCVTPU : SIMDFPTwoScalar< 1, 1, 0b11010, "fcvtpu">;
|
| /external/vixl/doc/aarch64/ |
| D | supported-instructions-aarch64.md | 3765 ### FCVTPU ### subsection
3772 ### FCVTPU ### subsection
|
| /external/llvm-project/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.td | 3515 defm FCVTPU : FPToIntegerUnscaled<0b01, 0b001, "fcvtpu", int_aarch64_neon_fcvtpu>;
3558 defm : FPToIntegerPats<fp_to_uint, fceil, "FCVTPU">;
3894 defm FCVTPU : SIMDTwoVectorFPToInt<1,1,0b11010, "fcvtpu",int_aarch64_neon_fcvtpu>;
4451 defm FCVTPU : SIMDFPTwoScalar< 1, 1, 0b11010, "fcvtpu">;
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.td | 3309 defm FCVTPU : FPToIntegerUnscaled<0b01, 0b001, "fcvtpu", int_aarch64_neon_fcvtpu>;
3352 defm : FPToIntegerPats<fp_to_uint, fceil, "FCVTPU">;
3704 defm FCVTPU : SIMDTwoVectorFPToInt<1,1,0b11010, "fcvtpu",int_aarch64_neon_fcvtpu>;
4273 defm FCVTPU : SIMDFPTwoScalar< 1, 1, 0b11010, "fcvtpu">;
|