/external/llvm/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 258 FGETSIGN, enumerator
|
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 370 FGETSIGN, enumerator
|
/external/llvm-project/llvm/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 474 FGETSIGN, enumerator
|
/external/llvm/test/CodeGen/X86/ |
D | movmsk.ll | 98 ; FIXME: This should also use movmskps; we don't form the FGETSIGN node
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | SelectionDAGDumper.cpp | 204 case ISD::FGETSIGN: return "fgetsign"; in getOperationName()
|
D | TargetLowering.cpp | 1114 bool OpVTLegal = isOperationLegalOrCustom(ISD::FGETSIGN, Op.getValueType()); in SimplifyDemandedBits() 1115 bool i32Legal = isOperationLegalOrCustom(ISD::FGETSIGN, MVT::i32); in SimplifyDemandedBits() 1122 SDValue Sign = TLO.DAG.getNode(ISD::FGETSIGN, dl, Ty, Op.getOperand(0)); in SimplifyDemandedBits()
|
D | SelectionDAG.cpp | 2329 case ISD::FGETSIGN: in computeKnownBits()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
D | SelectionDAGDumper.cpp | 262 case ISD::FGETSIGN: return "fgetsign"; in getOperationName()
|
D | TargetLowering.cpp | 1902 bool OpVTLegal = isOperationLegalOrCustom(ISD::FGETSIGN, VT); in SimplifyDemandedBits() 1903 bool i32Legal = isOperationLegalOrCustom(ISD::FGETSIGN, MVT::i32); in SimplifyDemandedBits() 1910 SDValue Sign = TLO.DAG.getNode(ISD::FGETSIGN, dl, Ty, Src); in SimplifyDemandedBits()
|
D | SelectionDAG.cpp | 3123 case ISD::FGETSIGN: in computeKnownBits()
|
/external/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
D | SelectionDAGDumper.cpp | 266 case ISD::FGETSIGN: return "fgetsign"; in getOperationName()
|
D | TargetLowering.cpp | 2092 bool OpVTLegal = isOperationLegalOrCustom(ISD::FGETSIGN, VT); in SimplifyDemandedBits() 2093 bool i32Legal = isOperationLegalOrCustom(ISD::FGETSIGN, MVT::i32); in SimplifyDemandedBits() 2100 SDValue Sign = TLO.DAG.getNode(ISD::FGETSIGN, dl, Ty, Src); in SimplifyDemandedBits()
|
D | SelectionDAG.cpp | 3163 case ISD::FGETSIGN: in computeKnownBits()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
D | TargetLoweringBase.cpp | 637 setOperationAction(ISD::FGETSIGN, VT, Expand); in initActions()
|
/external/llvm/lib/CodeGen/ |
D | TargetLoweringBase.cpp | 866 setOperationAction(ISD::FGETSIGN, VT, Expand); in initActions()
|
/external/llvm-project/llvm/lib/CodeGen/ |
D | TargetLoweringBase.cpp | 747 setOperationAction(ISD::FGETSIGN, VT, Expand); in initActions()
|
/external/llvm/include/llvm/Target/ |
D | TargetSelectionDAG.td | 439 def fgetsign : SDNode<"ISD::FGETSIGN" , SDTFPToIntOp>;
|
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Target/ |
D | TargetSelectionDAG.td | 453 def fgetsign : SDNode<"ISD::FGETSIGN" , SDTFPToIntOp>;
|
/external/llvm-project/llvm/include/llvm/Target/ |
D | TargetSelectionDAG.td | 460 def fgetsign : SDNode<"ISD::FGETSIGN" , SDTFPToIntOp>;
|
/external/llvm/lib/Target/PowerPC/ |
D | PPCISelLowering.cpp | 681 setOperationAction(ISD::FGETSIGN, MVT::v4f64, Expand); in PPCTargetLowering() 734 setOperationAction(ISD::FGETSIGN, MVT::v4f32, Expand); in PPCTargetLowering()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
D | PPCISelLowering.cpp | 976 setOperationAction(ISD::FGETSIGN, MVT::v4f64, Expand); in PPCTargetLowering() 1027 setOperationAction(ISD::FGETSIGN, MVT::v4f32, Expand); in PPCTargetLowering()
|
/external/llvm/lib/Target/X86/ |
D | X86ISelLowering.cpp | 507 setOperationAction(ISD::FGETSIGN, MVT::i64, Custom); in X86TargetLowering() 508 setOperationAction(ISD::FGETSIGN, MVT::i32, Custom); in X86TargetLowering() 21706 case ISD::FGETSIGN: return LowerFGETSIGN(Op, DAG); in LowerOperation()
|
/external/llvm/lib/Target/ARM/ |
D | ARMISelLowering.cpp | 660 setOperationAction(ISD::FGETSIGN, MVT::f64, Expand); in ARMTargetLowering()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
D | X86ISelLowering.cpp | 542 setOperationAction(ISD::FGETSIGN, MVT::i64, Custom); in X86TargetLowering() 543 setOperationAction(ISD::FGETSIGN, MVT::i32, Custom); in X86TargetLowering() 28591 case ISD::FGETSIGN: return LowerFGETSIGN(Op, DAG); in LowerOperation()
|
/external/llvm-project/llvm/lib/Target/X86/ |
D | X86ISelLowering.cpp | 550 setOperationAction(ISD::FGETSIGN, MVT::i64, Custom); in X86TargetLowering() 551 setOperationAction(ISD::FGETSIGN, MVT::i32, Custom); in X86TargetLowering() 29774 case ISD::FGETSIGN: return LowerFGETSIGN(Op, DAG); in LowerOperation()
|