Home
last modified time | relevance | path

Searched refs:FGETSIGN (Results 1 – 25 of 27) sorted by relevance

12

/external/llvm/include/llvm/CodeGen/
DISDOpcodes.h258 FGETSIGN, enumerator
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/
DISDOpcodes.h370 FGETSIGN, enumerator
/external/llvm-project/llvm/include/llvm/CodeGen/
DISDOpcodes.h474 FGETSIGN, enumerator
/external/llvm/test/CodeGen/X86/
Dmovmsk.ll98 ; FIXME: This should also use movmskps; we don't form the FGETSIGN node
/external/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGDumper.cpp204 case ISD::FGETSIGN: return "fgetsign"; in getOperationName()
DTargetLowering.cpp1114 bool OpVTLegal = isOperationLegalOrCustom(ISD::FGETSIGN, Op.getValueType()); in SimplifyDemandedBits()
1115 bool i32Legal = isOperationLegalOrCustom(ISD::FGETSIGN, MVT::i32); in SimplifyDemandedBits()
1122 SDValue Sign = TLO.DAG.getNode(ISD::FGETSIGN, dl, Ty, Op.getOperand(0)); in SimplifyDemandedBits()
DSelectionDAG.cpp2329 case ISD::FGETSIGN: in computeKnownBits()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGDumper.cpp262 case ISD::FGETSIGN: return "fgetsign"; in getOperationName()
DTargetLowering.cpp1902 bool OpVTLegal = isOperationLegalOrCustom(ISD::FGETSIGN, VT); in SimplifyDemandedBits()
1903 bool i32Legal = isOperationLegalOrCustom(ISD::FGETSIGN, MVT::i32); in SimplifyDemandedBits()
1910 SDValue Sign = TLO.DAG.getNode(ISD::FGETSIGN, dl, Ty, Src); in SimplifyDemandedBits()
DSelectionDAG.cpp3123 case ISD::FGETSIGN: in computeKnownBits()
/external/llvm-project/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGDumper.cpp266 case ISD::FGETSIGN: return "fgetsign"; in getOperationName()
DTargetLowering.cpp2092 bool OpVTLegal = isOperationLegalOrCustom(ISD::FGETSIGN, VT); in SimplifyDemandedBits()
2093 bool i32Legal = isOperationLegalOrCustom(ISD::FGETSIGN, MVT::i32); in SimplifyDemandedBits()
2100 SDValue Sign = TLO.DAG.getNode(ISD::FGETSIGN, dl, Ty, Src); in SimplifyDemandedBits()
DSelectionDAG.cpp3163 case ISD::FGETSIGN: in computeKnownBits()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/
DTargetLoweringBase.cpp637 setOperationAction(ISD::FGETSIGN, VT, Expand); in initActions()
/external/llvm/lib/CodeGen/
DTargetLoweringBase.cpp866 setOperationAction(ISD::FGETSIGN, VT, Expand); in initActions()
/external/llvm-project/llvm/lib/CodeGen/
DTargetLoweringBase.cpp747 setOperationAction(ISD::FGETSIGN, VT, Expand); in initActions()
/external/llvm/include/llvm/Target/
DTargetSelectionDAG.td439 def fgetsign : SDNode<"ISD::FGETSIGN" , SDTFPToIntOp>;
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/Target/
DTargetSelectionDAG.td453 def fgetsign : SDNode<"ISD::FGETSIGN" , SDTFPToIntOp>;
/external/llvm-project/llvm/include/llvm/Target/
DTargetSelectionDAG.td460 def fgetsign : SDNode<"ISD::FGETSIGN" , SDTFPToIntOp>;
/external/llvm/lib/Target/PowerPC/
DPPCISelLowering.cpp681 setOperationAction(ISD::FGETSIGN, MVT::v4f64, Expand); in PPCTargetLowering()
734 setOperationAction(ISD::FGETSIGN, MVT::v4f32, Expand); in PPCTargetLowering()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/
DPPCISelLowering.cpp976 setOperationAction(ISD::FGETSIGN, MVT::v4f64, Expand); in PPCTargetLowering()
1027 setOperationAction(ISD::FGETSIGN, MVT::v4f32, Expand); in PPCTargetLowering()
/external/llvm/lib/Target/X86/
DX86ISelLowering.cpp507 setOperationAction(ISD::FGETSIGN, MVT::i64, Custom); in X86TargetLowering()
508 setOperationAction(ISD::FGETSIGN, MVT::i32, Custom); in X86TargetLowering()
21706 case ISD::FGETSIGN: return LowerFGETSIGN(Op, DAG); in LowerOperation()
/external/llvm/lib/Target/ARM/
DARMISelLowering.cpp660 setOperationAction(ISD::FGETSIGN, MVT::f64, Expand); in ARMTargetLowering()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86ISelLowering.cpp542 setOperationAction(ISD::FGETSIGN, MVT::i64, Custom); in X86TargetLowering()
543 setOperationAction(ISD::FGETSIGN, MVT::i32, Custom); in X86TargetLowering()
28591 case ISD::FGETSIGN: return LowerFGETSIGN(Op, DAG); in LowerOperation()
/external/llvm-project/llvm/lib/Target/X86/
DX86ISelLowering.cpp550 setOperationAction(ISD::FGETSIGN, MVT::i64, Custom); in X86TargetLowering()
551 setOperationAction(ISD::FGETSIGN, MVT::i32, Custom); in X86TargetLowering()
29774 case ISD::FGETSIGN: return LowerFGETSIGN(Op, DAG); in LowerOperation()

12