Searched refs:GEN4 (Results 1 – 5 of 5) sorted by relevance
/external/mesa3d/src/intel/compiler/ |
D | brw_gen_enum.h | 28 GEN4 = (1 << 0), enumerator 50 case 4: return devinfo->is_g4x ? GEN45 : GEN4; in gen_from_devinfo()
|
/external/igt-gpu-tools/tests/i915/ |
D | gem_ctx_isolation.c | 50 #define GEN4 (ALL << 4) macro 82 { "IA_VERTICES_COUNT", GEN4, RCS0, 0x2310, 2 }, 83 { "IA_PRIMITIVES_COUNT", GEN4, RCS0, 0x2318, 2 }, 84 { "VS_INVOCATION_COUNT", GEN4, RCS0, 0x2320, 2 }, 85 { "HS_INVOCATION_COUNT", GEN4, RCS0, 0x2300, 2 }, 86 { "DS_INVOCATION_COUNT", GEN4, RCS0, 0x2308, 2 }, 87 { "GS_INVOCATION_COUNT", GEN4, RCS0, 0x2328, 2 }, 88 { "GS_PRIMITIVES_COUNT", GEN4, RCS0, 0x2330, 2 }, 89 { "CL_INVOCATION_COUNT", GEN4, RCS0, 0x2338, 2 }, 90 { "CL_PRIMITIVES_COUNT", GEN4, RCS0, 0x2340, 2 }, [all …]
|
/external/llvm-project/llvm/lib/Target/ARC/ |
D | ARCInstrInfo.td | 172 // Special multivariant GEN4 DOP format instruction that take 2 registers.
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARC/ |
D | ARCInstrInfo.td | 172 // Special multivariant GEN4 DOP format instruction that take 2 registers.
|
/external/cpuinfo/test/dmesg/ |
D | meizu-pro-7-plus.log | 3996 [ 7.063130] (2)[375:wmt_loader][WLAN-MOD-INIT][I]do_wlan_drv_init:WLAN-GEN4 driver init, ret:0
|