Home
last modified time | relevance | path

Searched refs:GPIO_S_CNTRL_REG (Results 1 – 2 of 2) sorted by relevance

/external/arm-trusted-firmware/plat/brcm/board/stingray/src/
Dbl31_setup.c811 mmio_write_32(GPIO_S_CNTRL_REG, 0xffffffff); /* 128-140 gpio pads */ in brcm_gpio_pad_ns_init()
812 mmio_write_32(GPIO_S_CNTRL_REG + 0x4, 0xffffffff); /* 96-127 gpio pad */ in brcm_gpio_pad_ns_init()
813 mmio_write_32(GPIO_S_CNTRL_REG + 0x8, 0xffffffff); /* 64-95 gpio pad */ in brcm_gpio_pad_ns_init()
814 mmio_write_32(GPIO_S_CNTRL_REG + 0xc, 0xffffffff); /* 32-63 gpio pad */ in brcm_gpio_pad_ns_init()
815 mmio_write_32(GPIO_S_CNTRL_REG + 0x10, 0xffffffff); /* 0-31 gpio pad */ in brcm_gpio_pad_ns_init()
/external/arm-trusted-firmware/plat/brcm/board/stingray/include/
Dsr_def.h211 #define GPIO_S_CNTRL_REG 0x68b60000 macro