Searched refs:ICC_SGI0R_EL1 (Results 1 – 8 of 8) sorted by relevance
| /external/arm-trusted-firmware/include/arch/aarch64/ |
| D | arch_helpers.h | 483 DEFINE_RENAME_SYSREG_WRITE_FUNC(icc_sgi0r_el1, ICC_SGI0R_EL1) in DEFINE_SYSREG_READ_FUNC()
|
| D | arch.h | 97 #define ICC_SGI0R_EL1 S3_0_c12_c11_7 macro
|
| /external/llvm-project/llvm/test/MC/Disassembler/AArch64/ |
| D | gicv3-regs.txt | 123 # CHECK: msr {{icc_sgi0r_el1|ICC_SGI0R_EL1}}, x28
|
| /external/llvm/test/MC/Disassembler/AArch64/ |
| D | gicv3-regs.txt | 127 # CHECK: msr {{icc_sgi0r_el1|ICC_SGI0R_EL1}}, x28
|
| /external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/AArch64/ |
| D | AArch64GenSystemOperands.inc | 309 ICC_SGI0R_EL1 = 50783,
2373 { "ICC_SGI0R_EL1", 0xC65F, false, true, {} }, // 119
3293 { "ICC_SGI0R_EL1", 119 },
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64SystemOperands.td | 448 def : WOSysReg<"ICC_SGI0R_EL1", 0b11, 0b000, 0b1100, 0b1011, 0b111>;
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| D | AArch64SystemOperands.td | 722 def : WOSysReg<"ICC_SGI0R_EL1", 0b11, 0b000, 0b1100, 0b1011, 0b111>;
|
| /external/llvm-project/llvm/lib/Target/AArch64/ |
| D | AArch64SystemOperands.td | 727 def : WOSysReg<"ICC_SGI0R_EL1", 0b11, 0b000, 0b1100, 0b1011, 0b111>;
|