Searched refs:ID_AA64DFR0_MTPMU_SHIFT (Results 1 – 2 of 2) sorted by relevance
30 and x0, x1, x0, LSR #ID_AA64DFR0_MTPMU_SHIFT
192 #define ID_AA64DFR0_MTPMU_SHIFT U(48) macro