Home
last modified time | relevance | path

Searched refs:IO_PHYS (Results 1 – 4 of 4) sorted by relevance

/external/arm-trusted-firmware/plat/mediatek/mt8192/include/
Dplatform_def.h17 #define IO_PHYS 0x10000000 macro
20 #define MTK_DEV_RNG0_BASE IO_PHYS
22 #define MTK_DEV_RNG1_BASE (IO_PHYS + 0x10000000)
29 #define INFRACFG_AO_BASE (IO_PHYS + 0x00001000)
30 #define GPIO_BASE (IO_PHYS + 0x00005000)
31 #define SPM_BASE (IO_PHYS + 0x00006000)
32 #define PMIC_WRAP_BASE (IO_PHYS + 0x00026000)
33 #define EMI_BASE (IO_PHYS + 0x00219000)
34 #define EMI_MPU_BASE (IO_PHYS + 0x00226000)
35 #define IOCFG_RM_BASE (IO_PHYS + 0x01C20000)
[all …]
/external/arm-trusted-firmware/plat/mediatek/mt8173/include/
Dmt8173_def.h17 #define IO_PHYS (0x10000000) macro
18 #define INFRACFG_AO_BASE (IO_PHYS + 0x1000)
19 #define SRAMROM_SEC_BASE (IO_PHYS + 0x1800)
20 #define PERI_CON_BASE (IO_PHYS + 0x3000)
21 #define GPIO_BASE (IO_PHYS + 0x5000)
22 #define SPM_BASE (IO_PHYS + 0x6000)
23 #define RGU_BASE (IO_PHYS + 0x7000)
24 #define PMIC_WRAP_BASE (IO_PHYS + 0xD000)
25 #define DEVAPC0_BASE (IO_PHYS + 0xE000)
26 #define MCUCFG_BASE (IO_PHYS + 0x200000)
[all …]
/external/arm-trusted-firmware/plat/mediatek/mt8183/include/
Dplatform_def.h15 #define IO_PHYS 0x10000000 macro
16 #define INFRACFG_AO_BASE (IO_PHYS + 0x1000)
17 #define PERI_BASE (IO_PHYS + 0x3000)
18 #define GPIO_BASE (IO_PHYS + 0x5000)
19 #define SPM_BASE (IO_PHYS + 0x6000)
20 #define SLEEP_REG_MD_BASE (IO_PHYS + 0xf000)
21 #define RGU_BASE (IO_PHYS + 0x7000)
22 #define I2C4_BASE_SE (IO_PHYS + 0x1008000)
23 #define I2C2_BASE_SE (IO_PHYS + 0x1009000)
24 #define PMIC_WRAP_BASE (IO_PHYS + 0xd000)
[all …]
/external/arm-trusted-firmware/plat/mediatek/mt6795/include/
Dplatform_def.h17 #define IO_PHYS (0x10000000) macro
18 #define INFRACFG_AO_BASE (IO_PHYS + 0x1000)
19 #define MCUCFG_BASE (IO_PHYS + 0x200000)
20 #define PERI_BASE (IO_PHYS + 0x1000000)
23 #define GPIO_BASE (IO_PHYS + 0x370000)
24 #define SPM_BASE (IO_PHYS + 0x6000)
26 #define PMIC_WRAP_BASE (IO_PHYS + 0x10000)
31 #define PLAT_MT_CCI_BASE (IO_PHYS + 0x390000)
34 #define MTK_DEV_RNG0_BASE IO_PHYS