Home
last modified time | relevance | path

Searched refs:ISL_AUX_STATE_COMPRESSED_CLEAR (Results 1 – 7 of 7) sorted by relevance

/external/mesa3d/src/intel/isl/
Disl_aux_info.c112 case ISL_AUX_STATE_COMPRESSED_CLEAR: in aux_state_possible()
142 case ISL_AUX_STATE_COMPRESSED_CLEAR: in isl_aux_prepare_access()
189 initial_state == ISL_AUX_STATE_COMPRESSED_CLEAR ? in isl_aux_state_transition_aux_op()
229 ISL_AUX_STATE_COMPRESSED_CLEAR : ISL_AUX_STATE_PASS_THROUGH; in isl_aux_state_transition_write()
236 ISL_AUX_STATE_PARTIAL_CLEAR : ISL_AUX_STATE_COMPRESSED_CLEAR; in isl_aux_state_transition_write()
243 ISL_AUX_STATE_COMPRESSED_CLEAR : initial_state; in isl_aux_state_transition_write()
244 case ISL_AUX_STATE_COMPRESSED_CLEAR: in isl_aux_state_transition_write()
Disl.h835 ISL_AUX_STATE_COMPRESSED_CLEAR, enumerator
1891 return mod_info->supports_clear_color ? ISL_AUX_STATE_COMPRESSED_CLEAR : in isl_drm_modifier_get_default_aux_state()
/external/mesa3d/src/mesa/drivers/dri/i965/
Dbrw_clear.c199 aux_state != ISL_AUX_STATE_COMPRESSED_CLEAR) { in brw_fast_clear_depth()
/external/mesa3d/src/gallium/drivers/iris/
Diris_clear.c252 aux_state != ISL_AUX_STATE_COMPRESSED_CLEAR) { in fast_clear_color()
509 aux_state != ISL_AUX_STATE_COMPRESSED_CLEAR) { in fast_clear_depth()
Diris_resolve.c806 aux_state == ISL_AUX_STATE_COMPRESSED_CLEAR || in iris_resource_set_aux_state()
/external/mesa3d/src/intel/vulkan/
Danv_image.c1505 return ISL_AUX_STATE_COMPRESSED_CLEAR; in anv_layout_to_aux_state()
1524 return ISL_AUX_STATE_COMPRESSED_CLEAR; in anv_layout_to_aux_state()
1580 case ISL_AUX_STATE_COMPRESSED_CLEAR: in anv_layout_to_aux_usage()
1648 case ISL_AUX_STATE_COMPRESSED_CLEAR: in anv_layout_to_fast_clear_type()
/external/mesa3d/src/intel/isl/tests/
Disl_aux_info_test.cpp135 [ISL_AUX_STATE_COMPRESSED_CLEAR ] = "ISL_AUX_STATE_COMPRESSED_CLEAR", in PrintTo()