Home
last modified time | relevance | path

Searched refs:ISL_AUX_USAGE_HIZ (Results 1 – 13 of 13) sorted by relevance

/external/mesa3d/src/intel/isl/
Disl_surface_state.c103 [ISL_AUX_USAGE_HIZ] = AUX_HIZ,
111 [ISL_AUX_USAGE_HIZ] = AUX_HIZ,
600 assert(info->aux_usage == ISL_AUX_USAGE_HIZ || in isl_genX()
605 assert(info->aux_usage == ISL_AUX_USAGE_HIZ || in isl_genX()
736 if (GEN_GEN >= 9 && info->aux_usage == ISL_AUX_USAGE_HIZ) in isl_genX()
Disl_emit_depth_stencil.c140 if (separate_stencil || info->hiz_usage == ISL_AUX_USAGE_HIZ) { in isl_genX()
210 assert(GEN_GEN >= 12 || info->hiz_usage == ISL_AUX_USAGE_HIZ); in isl_genX()
Disl.h599 ISL_AUX_USAGE_HIZ, enumerator
1809 return usage == ISL_AUX_USAGE_HIZ || in isl_aux_usage_has_hiz()
/external/mesa3d/src/mesa/drivers/dri/i965/
Dbrw_blorp.c155 if (surf->aux_usage == ISL_AUX_USAGE_HIZ && in blorp_surf_for_miptree()
394 if (src_aux_usage == ISL_AUX_USAGE_HIZ && src_mt->format != src_format) in brw_blorp_blit_miptrees()
462 case ISL_AUX_USAGE_HIZ: in brw_blorp_copy_miptrees()
1648 assert(mt->aux_usage == ISL_AUX_USAGE_HIZ && mt->aux_buf); in intel_hiz_exec()
1651 blorp_surf_for_miptree(brw, &surf, mt, ISL_AUX_USAGE_HIZ, true, in intel_hiz_exec()
Dintel_mipmap_tree.c180 mt->aux_usage = ISL_AUX_USAGE_HIZ; in intel_miptree_choose_aux_usage()
1588 case ISL_AUX_USAGE_HIZ: in intel_miptree_alloc_aux()
1659 if (mt->aux_usage == ISL_AUX_USAGE_HIZ) { in intel_miptree_alloc_aux()
1983 case ISL_AUX_USAGE_HIZ: in intel_miptree_texture_aux_usage()
1985 return ISL_AUX_USAGE_HIZ; in intel_miptree_texture_aux_usage()
Dbrw_misc_state.c394 if (info.hiz_usage == ISL_AUX_USAGE_HIZ) { in brw_emit_depthbuffer()
/external/mesa3d/src/gallium/drivers/iris/
Diris_resolve.c466 case ISL_AUX_USAGE_HIZ: in iris_sample_with_depth_aux()
822 case ISL_AUX_USAGE_HIZ: in iris_resource_texture_aux_usage()
824 return ISL_AUX_USAGE_HIZ; in iris_resource_texture_aux_usage()
Diris_resource.c625 res->aux.possible_usages |= 1 << ISL_AUX_USAGE_HIZ; in iris_resource_configure_aux()
655 res->aux.sampler_usages &= ~(1 << ISL_AUX_USAGE_HIZ); in iris_resource_configure_aux()
670 case ISL_AUX_USAGE_HIZ: in iris_resource_configure_aux()
Diris_blit.c606 case ISL_AUX_USAGE_HIZ: in get_copy_region_aux_settings()
Diris_state.c4653 if (aux_usage == ISL_AUX_USAGE_HIZ) { in surf_state_update_clear_value()
/external/mesa3d/src/intel/vulkan/
Dgen8_cmd_buffer.c362 assert(ds_iview && ds_iview->image->planes[0].aux_usage == ISL_AUX_USAGE_HIZ); in want_stencil_pma_fix()
Danv_image.c410 image->planes[plane].aux_usage = ISL_AUX_USAGE_HIZ; in add_aux_surface_if_supported()
1474 case ISL_AUX_USAGE_HIZ: in anv_layout_to_aux_state()
1501 case ISL_AUX_USAGE_HIZ: in anv_layout_to_aux_state()
/external/mesa3d/src/intel/blorp/
Dblorp_blit.c2663 params.src.aux_usage == ISL_AUX_USAGE_HIZ || in blorp_copy()