Home
last modified time | relevance | path

Searched refs:ISL_MSAA_LAYOUT_ARRAY (Results 1 – 13 of 13) sorted by relevance

/external/mesa3d/src/intel/isl/
Disl_gen8.c86 *msaa_layout = ISL_MSAA_LAYOUT_ARRAY; in isl_gen8_choose_msaa_layout()
Disl_gen9.c76 case ISL_MSAA_LAYOUT_ARRAY: in gen9_calc_std_image_alignment_sa()
Disl_gen7.c176 *msaa_layout = ISL_MSAA_LAYOUT_ARRAY; in isl_gen7_choose_msaa_layout()
DREADME87 ISL_MSAA_LAYOUT_ARRAY, then width_sa=64, height_sa=64, depth_sa=1,
Disl_surface_state.c85 [ISL_MSAA_LAYOUT_ARRAY] = MSFMT_MSS,
Disl.c913 case ISL_MSAA_LAYOUT_ARRAY: in isl_calc_phys_level0_extent_sa()
1903 if (surf->msaa_layout != ISL_MSAA_LAYOUT_ARRAY) in isl_surf_get_mcs_surf()
2328 (surf->msaa_layout == ISL_MSAA_LAYOUT_ARRAY ? surf->samples : 1); in get_image_offset_sa_gen4_2d()
Disl.h1029 ISL_MSAA_LAYOUT_ARRAY, enumerator
/external/mesa3d/src/gallium/drivers/iris/
Diris_resolve.c771 res->surf.msaa_layout == ISL_MSAA_LAYOUT_ARRAY); in iris_resource_get_aux_state()
789 res->surf.msaa_layout == ISL_MSAA_LAYOUT_ARRAY); in iris_resource_set_aux_state()
/external/mesa3d/src/intel/blorp/
Dblorp.c121 info->surf.msaa_layout == ISL_MSAA_LAYOUT_ARRAY)) { in brw_blorp_surface_info_init()
Dblorp_blit.c369 case ISL_MSAA_LAYOUT_ARRAY: in blorp_nir_encode_msaa()
468 case ISL_MSAA_LAYOUT_ARRAY: in blorp_nir_decode_msaa()
1694 if (surf->surf.msaa_layout == ISL_MSAA_LAYOUT_ARRAY) in can_shrink_surface()
/external/mesa3d/src/mesa/drivers/dri/i965/
Dbrw_wm.c290 assert(intel_tex->mt->surf.msaa_layout == ISL_MSAA_LAYOUT_ARRAY); in brw_populate_sampler_prog_key_data()
Dintel_mipmap_tree.c1900 mt->surf.msaa_layout == ISL_MSAA_LAYOUT_ARRAY); in intel_miptree_get_aux_state()
1921 mt->surf.msaa_layout == ISL_MSAA_LAYOUT_ARRAY); in intel_miptree_set_aux_state()
Dbrw_blorp.c129 if (mt->surf.msaa_layout == ISL_MSAA_LAYOUT_ARRAY) { in blorp_surf_for_miptree()