Home
last modified time | relevance | path

Searched refs:ImmArg (Results 1 – 25 of 56) sorted by relevance

123

/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/IR/
DIntrinsicsX86.td16 def int_x86_int : Intrinsic<[], [llvm_i8_ty], [ImmArg<0>]>;
206 llvm_v4f32_ty, llvm_i8_ty], [IntrNoMem, ImmArg<2>]>;
211 llvm_v4f32_ty, llvm_i8_ty], [IntrNoMem, ImmArg<2>]>;
322 llvm_v2f64_ty, llvm_i8_ty], [IntrNoMem, ImmArg<2>]>;
327 llvm_v2f64_ty, llvm_i8_ty], [IntrNoMem, ImmArg<2>]>;
621 [IntrNoMem, ImmArg<1>]>;
667 llvm_i32_ty], [IntrNoMem, ImmArg<2>]>;
670 llvm_i32_ty], [IntrNoMem, ImmArg<1>]>;
673 llvm_i32_ty], [IntrNoMem, ImmArg<2>]>;
676 llvm_i32_ty], [IntrNoMem, ImmArg<1>]>;
[all …]
DIntrinsicsAMDGPU.td181 [IntrConvergent, ImmArg<0>]>;
189 [IntrConvergent, ImmArg<1>]>;
204 [ImmArg<0>, IntrNoMem, IntrHasSideEffects]>;
207 [ImmArg<0>, IntrNoMem, IntrHasSideEffects]>;
216 Intrinsic<[], [llvm_i32_ty], [ImmArg<0>]>;
225 [IntrNoMem, IntrSpeculatable, ImmArg<2>]
387 [IntrArgMemOnly, NoCapture<0>, ImmArg<2>, ImmArg<3>, ImmArg<4>], "",
402 [IntrArgMemOnly, NoCapture<0>, ImmArg<2>, ImmArg<3>, ImmArg<4>]
420 ImmArg<2>, ImmArg<3>, ImmArg<4>,
421 ImmArg<5>, ImmArg<6>, ImmArg<7>
[all …]
DIntrinsicsHexagon.td54 [IntrArgMemOnly, ImmArg<3>]>;
60 [IntrWriteMem, ImmArg<3>]>;
66 [IntrWriteMem, ImmArg<3>]>;
585 [IntrNoMem, ImmArg<2>, ImmArg<3>]>;
1246 [IntrNoMem, Throws, ImmArg<1>]>;
1417 Hexagon_i32_i32i32_Intrinsic<"HEXAGON_S2_asr_i_r", [ImmArg<1>]>;
1420 Hexagon_i64_i64i32_Intrinsic<"HEXAGON_S2_asr_i_p", [ImmArg<1>]>;
1423 Hexagon_i64_i32i32_Intrinsic<"HEXAGON_A4_combineri", [ImmArg<1>]>;
1474 Hexagon_i32_i64i32_Intrinsic<"HEXAGON_A4_vcmphgti", [ImmArg<1>]>;
1495 Hexagon_i32_i32i32_Intrinsic<"HEXAGON_A4_cmphgtui", [ImmArg<1>]>;
[all …]
DIntrinsicsMips.td237 Intrinsic<[], [llvm_i32_ty, llvm_i32_ty], [ImmArg<1>]>;
239 Intrinsic<[llvm_i32_ty], [llvm_i32_ty], [IntrReadMem, ImmArg<0>]>;
305 [IntrNoMem, ImmArg<2>]>;
308 [IntrNoMem, ImmArg<2>]>;
358 [IntrNoMem, ImmArg<2>]>;
361 [IntrNoMem, ImmArg<2>]>;
365 [IntrNoMem, ImmArg<2>]>;
466 [Commutative, IntrNoMem, ImmArg<1>]>;
469 [Commutative, IntrNoMem, ImmArg<1>]>;
472 [Commutative, IntrNoMem, ImmArg<1>]>;
[all …]
DIntrinsicsARM.td22 def int_arm_space : Intrinsic<[llvm_i32_ty], [llvm_i32_ty, llvm_i32_ty], [ImmArg<0>]>;
265 Intrinsic<[], [llvm_i32_ty, llvm_i32_ty, llvm_ptr_ty], [ImmArg<0>, ImmArg<1>]>;
267 Intrinsic<[], [llvm_i32_ty, llvm_i32_ty, llvm_ptr_ty], [ImmArg<0>, ImmArg<1>]>;
269 Intrinsic<[], [llvm_i32_ty, llvm_i32_ty, llvm_ptr_ty], [ImmArg<0>, ImmArg<1>]>;
271 Intrinsic<[], [llvm_i32_ty, llvm_i32_ty, llvm_ptr_ty], [ImmArg<0>, ImmArg<1>]>;
274 Intrinsic<[], [llvm_i32_ty, llvm_i32_ty, llvm_ptr_ty], [ImmArg<0>, ImmArg<1>]>;
276 Intrinsic<[], [llvm_i32_ty, llvm_i32_ty, llvm_ptr_ty], [ImmArg<0>, ImmArg<1>]>;
278 Intrinsic<[], [llvm_i32_ty, llvm_i32_ty, llvm_ptr_ty], [ImmArg<0>, ImmArg<1>]>;
280 Intrinsic<[], [llvm_i32_ty, llvm_i32_ty, llvm_ptr_ty], [ImmArg<0>, ImmArg<1>]>;
285 … llvm_i32_ty, llvm_i32_ty, llvm_i32_ty], [ImmArg<0>, ImmArg<1>, ImmArg<3>, ImmArg<4>, ImmArg<5>]>;
[all …]
DIntrinsicsSystemZ.td42 [IntrNoMem, ImmArg<1>]>;
59 Intrinsic<[type], [type, type, llvm_i32_ty], [IntrNoMem, ImmArg<2>]>;
63 [IntrNoMem, ImmArg<2>]>;
68 [IntrNoMem, ImmArg<3>]>;
72 [IntrNoMem, ImmArg<3>]>;
241 [IntrNoMem, ImmArg<1>]>;
245 [IntrReadMem, IntrArgMemOnly, ImmArg<1>]>;
254 [IntrNoMem, ImmArg<2>]>;
320 [IntrNoMem, ImmArg<2>]>;
379 [IntrNoMem, ImmArg<1>, ImmArg<2>]>;
[all …]
DIntrinsics.td78 // ImmArg - The specified argument must be an immediate.
79 class ImmArg<int argNo> : IntrinsicProperty {
425 def int_returnaddress : Intrinsic<[llvm_ptr_ty], [llvm_i32_ty], [IntrNoMem, ImmArg<0>]>;
427 def int_frameaddress : Intrinsic<[llvm_anyptr_ty], [llvm_i32_ty], [IntrNoMem, ImmArg<0>]>;
445 [IntrNoMem, ImmArg<2>]>;
472 ImmArg<1>, ImmArg<2>]>;
513 NoAlias<0>, NoAlias<1>, WriteOnly<0>, ReadOnly<1>, ImmArg<3>]>;
518 ReadOnly<1>, ImmArg<3>]>;
523 ImmArg<3>]>;
589 … [IntrNoMem, IntrSpeculatable, IntrWillReturn, ImmArg<1>, ImmArg<2>, ImmArg<3>]>,
[all …]
DIntrinsicsWebAssembly.td54 [Throws, IntrNoReturn, ImmArg<0>]>;
72 [IntrNoMem, ImmArg<1>]>;
178 IntrHasSideEffects, ImmArg<0>, ImmArg<1>]>;
182 [IntrNoDuplicate, IntrHasSideEffects, ImmArg<0>]>;
DIntrinsicsRISCV.td31 [IntrArgMemOnly, NoCapture<0>, ImmArg<3>]>;
35 [IntrArgMemOnly, NoCapture<0>, ImmArg<4>]>;
DIntrinsicsPowerPC.td613 [IntrNoMem, ImmArg<1>]>;
616 [IntrNoMem, ImmArg<1>]>;
619 [IntrNoMem, ImmArg<1>]>;
622 [IntrNoMem, ImmArg<1>]>;
719 llvm_i32_ty, llvm_i32_ty], [IntrNoMem, ImmArg<1>, ImmArg<2>]>;
723 llvm_i32_ty, llvm_i32_ty], [IntrNoMem, ImmArg<1>, ImmArg<2>]>;
918 [llvm_v2f64_ty, llvm_i32_ty], [IntrNoMem, ImmArg<1>]>;
921 [llvm_v4f32_ty,llvm_i32_ty], [IntrNoMem, ImmArg<1>]>;
1116 Intrinsic<[llvm_i32_ty], [llvm_i32_ty], [ImmArg<0>]>;
1118 Intrinsic<[llvm_i32_ty], [llvm_i32_ty], [ImmArg<0>]>;
DIntrinsicsBPF.td25 [IntrNoMem, ImmArg<1>]>;
/external/llvm-project/llvm/include/llvm/IR/
DIntrinsicsX86.td16 def int_x86_int : Intrinsic<[], [llvm_i8_ty], [ImmArg<ArgIndex<0>>]>;
206 llvm_v4f32_ty, llvm_i8_ty], [IntrNoMem, ImmArg<ArgIndex<2>>]>;
211 llvm_v4f32_ty, llvm_i8_ty], [IntrNoMem, ImmArg<ArgIndex<2>>]>;
322 llvm_v2f64_ty, llvm_i8_ty], [IntrNoMem, ImmArg<ArgIndex<2>>]>;
327 llvm_v2f64_ty, llvm_i8_ty], [IntrNoMem, ImmArg<ArgIndex<2>>]>;
621 [IntrNoMem, ImmArg<ArgIndex<1>>]>;
667 llvm_i32_ty], [IntrNoMem, ImmArg<ArgIndex<2>>]>;
670 llvm_i32_ty], [IntrNoMem, ImmArg<ArgIndex<1>>]>;
673 llvm_i32_ty], [IntrNoMem, ImmArg<ArgIndex<2>>]>;
676 llvm_i32_ty], [IntrNoMem, ImmArg<ArgIndex<1>>]>;
[all …]
DIntrinsicsAMDGPU.td180 [IntrConvergent, ImmArg<ArgIndex<0>>]>;
188 [IntrConvergent, ImmArg<ArgIndex<1>>]>;
203 [ImmArg<ArgIndex<0>>, IntrNoMem, IntrHasSideEffects]>;
206 [ImmArg<ArgIndex<0>>, IntrNoMem, IntrHasSideEffects]>;
215 …Intrinsic<[], [llvm_i32_ty], [ImmArg<ArgIndex<0>>, IntrNoMem, IntrHasSideEffects, IntrWillReturn]>;
224 [IntrNoMem, IntrSpeculatable, ImmArg<ArgIndex<2>>, IntrWillReturn]
403 ImmArg<ArgIndex<2>>, ImmArg<ArgIndex<3>>, ImmArg<ArgIndex<4>>], "",
418 ImmArg<ArgIndex<2>>, ImmArg<ArgIndex<3>>, ImmArg<ArgIndex<4>>]
436 ImmArg<ArgIndex<2>>, ImmArg<ArgIndex<3>>, ImmArg<ArgIndex<4>>,
437 ImmArg<ArgIndex<5>>, ImmArg<ArgIndex<6>>, ImmArg<ArgIndex<7>>
[all …]
DIntrinsicsHexagonDep.td1103 Hexagon_i32_i32i32_Intrinsic<"HEXAGON_A4_rcmpeqi", [IntrNoMem, ImmArg<ArgIndex<1>>]>;
1106 Hexagon_i32_i32i32_Intrinsic<"HEXAGON_A4_rcmpneqi", [IntrNoMem, ImmArg<ArgIndex<1>>]>;
1127 Hexagon_i32_i32i32_Intrinsic<"HEXAGON_C2_cmpeqi", [IntrNoMem, ImmArg<ArgIndex<1>>]>;
1130 Hexagon_i32_i32i32_Intrinsic<"HEXAGON_C2_cmpgti", [IntrNoMem, ImmArg<ArgIndex<1>>]>;
1133 Hexagon_i32_i32i32_Intrinsic<"HEXAGON_C2_cmpgtui", [IntrNoMem, ImmArg<ArgIndex<1>>]>;
1136 Hexagon_i32_i32i32_Intrinsic<"HEXAGON_C2_cmpgei", [IntrNoMem, ImmArg<ArgIndex<1>>]>;
1139 Hexagon_i32_i32i32_Intrinsic<"HEXAGON_C2_cmpgeui", [IntrNoMem, ImmArg<ArgIndex<1>>]>;
1148 Hexagon_i32_i32i32_Intrinsic<"HEXAGON_C2_bitsclri", [IntrNoMem, ImmArg<ArgIndex<1>>]>;
1151 Hexagon_i32_i32i32_Intrinsic<"HEXAGON_C4_nbitsclri", [IntrNoMem, ImmArg<ArgIndex<1>>]>;
1154 Hexagon_i32_i32i32_Intrinsic<"HEXAGON_C4_cmpneqi", [IntrNoMem, ImmArg<ArgIndex<1>>]>;
[all …]
DIntrinsicsMips.td237 Intrinsic<[], [llvm_i32_ty, llvm_i32_ty], [ImmArg<ArgIndex<1>>]>;
239 Intrinsic<[llvm_i32_ty], [llvm_i32_ty], [IntrReadMem, ImmArg<ArgIndex<0>>]>;
305 [IntrNoMem, ImmArg<ArgIndex<2>>]>;
308 [IntrNoMem, ImmArg<ArgIndex<2>>]>;
358 [IntrNoMem, ImmArg<ArgIndex<2>>]>;
361 [IntrNoMem, ImmArg<ArgIndex<2>>]>;
365 [IntrNoMem, ImmArg<ArgIndex<2>>]>;
466 [Commutative, IntrNoMem, ImmArg<ArgIndex<1>>]>;
469 [Commutative, IntrNoMem, ImmArg<ArgIndex<1>>]>;
472 [Commutative, IntrNoMem, ImmArg<ArgIndex<1>>]>;
[all …]
DIntrinsicsARM.td22 def int_arm_space : Intrinsic<[llvm_i32_ty], [llvm_i32_ty, llvm_i32_ty], [ImmArg<ArgIndex<0>>]>;
265 …Intrinsic<[], [llvm_i32_ty, llvm_i32_ty, llvm_ptr_ty], [ImmArg<ArgIndex<0>>, ImmArg<ArgIndex<1>>]>;
267 …Intrinsic<[], [llvm_i32_ty, llvm_i32_ty, llvm_ptr_ty], [ImmArg<ArgIndex<0>>, ImmArg<ArgIndex<1>>]>;
269 …Intrinsic<[], [llvm_i32_ty, llvm_i32_ty, llvm_ptr_ty], [ImmArg<ArgIndex<0>>, ImmArg<ArgIndex<1>>]>;
271 …Intrinsic<[], [llvm_i32_ty, llvm_i32_ty, llvm_ptr_ty], [ImmArg<ArgIndex<0>>, ImmArg<ArgIndex<1>>]>;
274 …Intrinsic<[], [llvm_i32_ty, llvm_i32_ty, llvm_ptr_ty], [ImmArg<ArgIndex<0>>, ImmArg<ArgIndex<1>>]>;
276 …Intrinsic<[], [llvm_i32_ty, llvm_i32_ty, llvm_ptr_ty], [ImmArg<ArgIndex<0>>, ImmArg<ArgIndex<1>>]>;
278 …Intrinsic<[], [llvm_i32_ty, llvm_i32_ty, llvm_ptr_ty], [ImmArg<ArgIndex<0>>, ImmArg<ArgIndex<1>>]>;
280 …Intrinsic<[], [llvm_i32_ty, llvm_i32_ty, llvm_ptr_ty], [ImmArg<ArgIndex<0>>, ImmArg<ArgIndex<1>>]>;
285 …y, llvm_i32_ty, llvm_i32_ty], [ImmArg<ArgIndex<0>>, ImmArg<ArgIndex<1>>, ImmArg<ArgIndex<3>>, ImmA…
[all …]
DIntrinsicsSystemZ.td42 [IntrNoMem, ImmArg<ArgIndex<1>>]>;
59 Intrinsic<[type], [type, type, llvm_i32_ty], [IntrNoMem, ImmArg<ArgIndex<2>>]>;
63 [IntrNoMem, ImmArg<ArgIndex<2>>]>;
68 [IntrNoMem, ImmArg<ArgIndex<3>>]>;
72 [IntrNoMem, ImmArg<ArgIndex<3>>]>;
241 [IntrNoMem, ImmArg<ArgIndex<1>>]>;
245 [IntrReadMem, IntrArgMemOnly, ImmArg<ArgIndex<1>>]>;
254 [IntrNoMem, ImmArg<ArgIndex<2>>]>;
320 [IntrNoMem, ImmArg<ArgIndex<2>>]>;
379 [IntrNoMem, ImmArg<ArgIndex<1>>, ImmArg<ArgIndex<2>>]>;
[all …]
DIntrinsics.td98 // ImmArg - The specified argument must be an immediate.
99 class ImmArg<AttrIndex idx> : IntrinsicProperty {
477 [IntrNoMem, ImmArg<ArgIndex<0>>]>;
480 [IntrNoMem, ImmArg<ArgIndex<0>>]>;
501 [IntrNoMem, ImmArg<ArgIndex<2>>]>;
529 ImmArg<ArgIndex<1>>, ImmArg<ArgIndex<2>>]>;
575 ImmArg<ArgIndex<3>>]>;
588 ImmArg<ArgIndex<2>>, ImmArg<ArgIndex<3>>]>;
596 ImmArg<ArgIndex<3>>]>;
602 ImmArg<ArgIndex<3>>]>;
[all …]
DIntrinsicsPowerPC.td34 [IntrArgMemOnly, NoCapture<ArgIndex<0>>, ImmArg<ArgIndex<1>>]>;
36 [IntrArgMemOnly, NoCapture<ArgIndex<0>>, ImmArg<ArgIndex<1>>]>;
527 [IntrNoMem, ImmArg<ArgIndex<1>>]>;
530 [IntrNoMem, ImmArg<ArgIndex<1>>]>;
533 [IntrNoMem, ImmArg<ArgIndex<1>>]>;
536 [IntrNoMem, ImmArg<ArgIndex<1>>]>;
585 [IntrNoMem, ImmArg<ArgIndex<1>>]>;
599 [IntrNoMem, ImmArg<ArgIndex<2>>]>;
603 [IntrNoMem, ImmArg<ArgIndex<2>>]>;
666 [IntrNoMem, ImmArg<ArgIndex<2>>]>;
[all …]
DIntrinsicsAArch64.td779 [IntrNoMem, ImmArg<ArgIndex<2>>]>;
803 Intrinsic<[], [llvm_i64_ty], [ImmArg<ArgIndex<0>>]>;
843 [IntrReadMem, ImmArg<ArgIndex<1>>]>;
847 [IntrReadMem, IntrArgMemOnly, ImmArg<ArgIndex<1>>]>;
903 [IntrNoMem, ImmArg<ArgIndex<2>>]>;
911 [IntrNoMem, ImmArg<ArgIndex<3>>]>;
959 [IntrNoMem, ImmArg<ArgIndex<1>>, ImmArg<ArgIndex<2>>]>;
969 [IntrNoMem, ImmArg<ArgIndex<1>>, ImmArg<ArgIndex<2>>]>;
990 [IntrNoMem, ImmArg<ArgIndex<2>>]>;
1010 [IntrNoMem, ImmArg<ArgIndex<3>>]>;
[all …]
DIntrinsicsRISCV.td31 [IntrArgMemOnly, NoCapture<ArgIndex<0>>, ImmArg<ArgIndex<3>>]>;
35 [IntrArgMemOnly, NoCapture<ArgIndex<0>>, ImmArg<ArgIndex<4>>]>;
DIntrinsicsHexagon.td54 [IntrArgMemOnly, ImmArg<ArgIndex<3>>]>;
60 [IntrWriteMem, ImmArg<ArgIndex<3>>]>;
66 [IntrWriteMem, ImmArg<ArgIndex<3>>]>;
DIntrinsicsBPF.td25 [IntrNoMem, ImmArg<ArgIndex<1>>]>;
/external/llvm-project/llvm/test/TableGen/
Dimmarg.td7 def int_mytarget_sleep0 : Intrinsic<[], [llvm_i32_ty], [ImmArg<ArgIndex<0>>]>;
8 def int_mytarget_sleep1 : Intrinsic<[], [llvm_i32_ty], [ImmArg<ArgIndex<0>>]>;
DGlobalISelEmitter-SDNodeXForm-timm.td14 def int_mytarget_sleep : Intrinsic<[], [llvm_i32_ty], [ImmArg<ArgIndex<0>>]>;
15 def int_mytarget_foo : Intrinsic<[llvm_i32_ty], [llvm_i32_ty, llvm_i32_ty], [ImmArg<ArgIndex<1>>, I…

123