Home
last modified time | relevance | path

Searched refs:IsS (Results 1 – 7 of 7) sorted by relevance

/external/vixl/src/aarch64/
Dregisters-aarch64.h313 bool IsS() const { return IsVRegister() && Is32Bits(); } in IsS() function
322 bool Is1S() const { return IsS() && IsScalar(); } in Is1S()
329 bool Is2H() const { return IsS() && IsLaneSizeH(); } in Is2H()
Dassembler-aarch64.cc3930 (vm.IsS() && vd.Is4S())); in fcmla()
6209 if (rt.IsH() || rt.IsS() || rt.IsD()) { in CPUHas()
Dmacro-assembler-aarch64.h1941 if (vt.IsS()) { in Ldr()
/external/vixl/src/aarch32/
Dmacro-assembler-aarch32.h10488 VIXL_ASSERT(rd.IsS() || rd.IsD()); in Vabs()
10490 if (rd.IsS()) { in Vabs()
10498 VIXL_ASSERT(rd.IsS() || rd.IsD()); in Vadd()
10501 if (rd.IsS()) { in Vadd()
10509 VIXL_ASSERT(rd.IsS() || rd.IsD()); in Vcmp()
10511 if (rd.IsS()) { in Vcmp()
10519 VIXL_ASSERT(rd.IsS() || rd.IsD()); in Vcmpe()
10521 if (rd.IsS()) { in Vcmpe()
10529 VIXL_ASSERT(rd.IsS() || rd.IsD()); in Vdiv()
10532 if (rd.IsS()) { in Vdiv()
[all …]
Dinstructions-aarch32.h115 bool IsS() const { return GetType() == kSRegister; } in IsS() function
118 bool IsVRegister() const { return IsS() || IsD() || IsQ(); } in IsVRegister()
119 bool IsFPRegister() const { return IsS() || IsD(); } in IsFPRegister()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Analysis/
DScalarEvolution.cpp11912 auto IsS = [&](const SCEV *X) { return S == X; }; in hasOperand() local
11914 return !isa<SCEVCouldNotCompute>(X) && SCEVExprContains(X, IsS); in hasOperand()
/external/llvm-project/llvm/lib/Analysis/
DScalarEvolution.cpp12431 auto IsS = [&](const SCEV *X) { return S == X; }; in hasOperand() local
12433 return !isa<SCEVCouldNotCompute>(X) && SCEVExprContains(X, IsS); in hasOperand()